CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design...

18
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chapter 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits, second edition, Prentice Halls, 2002 2 Simplified very basic CMOS Process CMOS inverter – n-well process

Transcript of CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design...

Page 1: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

CMOSManufacturingprocess

Circuitdesign Setofopticalmasks

Fabricationprocess

Circuitdesigner

Designruleset

Processengineer

All material: Chapter 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits, second edition, Prentice Halls, 2002

2

SimplifiedverybasicCMOSProcessCMOS inverter – n-well process

Page 2: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

3

AModernCMOSProcess

p-well n-well

p+

p-epi

SiO2

AlCu

poly

n+

SiO2

p+

gate-oxide

Tungsten

TiSi2

CMOS inverter – dual-well trench-isolated process

4

TwocascadedinvertersVDD VDD

Vin Vout

M1

M2

M3

M4

Vout2

Page 3: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

5

Twocascadedinverters- LayoutView

Siliconingot

Diameter12 inches(300 mm)

Weight100 Kg

Page 4: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

7

Oxidation 1000 C

opticalmask

processstep

photoresist coating (1um)photoresistremoval (ashing)

spin, rinse, dryacid etch

photoresist

stepper exposure

development

Typical operations in a single photolithographic cycle (from [Fullman]).

Photo-LithographicProcess

In each processing step, an area of the chip is masked out using optical masks, so that the process step is selectively applied to the other regions

Clean room(class 1-10)

Def:Class 1: <1 dust particle per cubic foot

8

Exampleofprocessstep:PatterningofSiO2

Si-substrate

Si-substrate Si-substrate

(a) Silicon base material

(b) After oxidation and depositionof negative photoresist

(c) Stepper exposure

PhotoresistSiO2

UV-lightPatternedoptical mask

Exposed resist

SiO2

Si-substrate

Si-substrate

Si-substrate

SiO2

SiO2

(d) After development and etching of resist,chemical or plasma etch of SiO2

(e) After etching

(f) Final result after removal of resist

Hardened resist

Hardened resist

Chemical or plasmaetch

Page 5: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process
Page 6: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

Recurringprocesssteps(1/2)• Doping

– Diffusion (gaswithdopant,900-1100oC)– Ionimplantation

• Latticedamage(displacementofatoms)àAnnealing step(1000oC for15-30’+slowcooling)

• Deposition (oflayersoverthecompletewafer)– Oxidation [siliconoxide]– ChemicalVaporDeposition:gasphase+heat(850oC)[siliconnitride]

– Chemicaldeposition(polysilicon:silane (SiH4)gasoverheatedwafer(600oC)à reactionanpolysiliconformation

– Sputtering (foraluminum):evaporationinvacuumchamber

Recurringprocesssteps(2/2)

• Etching(defines3Dpatternsonthesurface)– Wetetching(withacidorbasicsolutions)

• e.g.Hydrofluoricacidforsiliconoxide• Almostisotropic

– Dryorplasmaetching• Plasma:mixofnitrogen,chlorine,borontrichloride• Stronglyanisotropic(steepverticaledges)

• Planarization(flattenthesurfacetoallowlayerdeposition)– ChemicalMechanicalPolishing(CMP)

• Liquidcarrierwithasuspendedabrasivecomponent

Page 7: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

SimplifiedCMOSProcessflow• Activeareas:wheretransistorsare• Fieldoxide:insulatorbetween

neighboringdevices• Wellsintheactiveareas

• Gatestack

• Contactdoping

• MetalInterconnects

13

Define active areasEtch and fill trenches

Implant well regions

Deposit and patternpolysilicon layer

Implant source and drainregions and substrate contacts

Create contact and via windowsDeposit and pattern metal layers

14

CMOSProcessWalk-Through

p+

p-epi (a) Base material: p+ substrate with p-epi layer

p+

(c) After plasma etch of insulatingtrenches using the inverse of the active area mask

p+

p-epi SiO2

3SiN

4(b) After deposition of gate-oxide andsacrificial nitride (acts as abuffer layer)

Page 8: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

15

CMOSProcessWalk-ThroughSiO2

(d) After trench filling, CMPplanarization, and removal of sacrificial nitride

(e) After n-well and VTp adjust implants

n

(f) After p-well andVTn adjust implants

p

16

CMOSProcessWalk-Through

(g) After polysilicon depositionand etch

poly(silicon)

(h) After n+ source/drain andp+source/drain implants. These

p+n+

steps also dope the polysilicon.

(i) After deposition of SiO2insulator and contact hole etch.

SiO2

Page 9: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

17

CMOSProcessWalk-Through

(j) After deposition and patterning of first Al layer.

Al

(k) After deposition of SiO 2insulator, etching of via’s,deposition and patterning ofsecond layer of Al.

AlSiO2

18

AdvancedMetallization

Page 10: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

CMOSManufacturingprocess

Circuitdesign Setofopticalmasks

Fabricationprocess

Circuitdesigner

Designruleset

Processengineer

All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits, second edition, Prentice Halls, 2002

20

DesignRules

• Minimumlinewidthdependsonlithography andprocess

• Micronrules:absolutedimensionsforintra-layerandinter-layerlayouts

Page 11: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

21

Example:Layersin0.25µmCMOSprocess

22

Intra-LayerDesignRules

Page 12: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

23

Inter-layerrules:TransistorLayout

24

Inter-layerrules:Vias andContacts

Page 13: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

25

Inter-layerrules:SelectLayer

CMOSInverterLayout

Page 14: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

27

LayoutEditor&DesignRuleChecker

poly_not_fet to all_diff minimum spacing = 0.14 um.

28

StickDiagram

1

3

In Out

VDD

GND

Stickdiagramofinverter

Dimensionlesslayoutentities

Onlytopologyisimportant

Finallayoutgeneratedby“compaction”program

Page 15: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

29

PackagingRequirements

Packagesmustsatisfydifferenttypesofrequirements• Electrical:Low parasitics• Mechanical:Reliableandrobust• Thermal:Efficientheatremoval• Economical:Cheap

30

BondingTechniques

Lead Frame

Substrate

Die

Pad

Wire Bonding

Gold wires, large inductance

Page 16: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

31

Tape-AutomatedBonding(TAB)

(a) Polymer Tape with imprinted

(b) Die attachment using solder bumps.

wiring pattern.

Substrate

Die

Solder BumpFilm + Pattern

Sprockethole

Polymer film

Leadframe

Testpads

32

Flip-ChipBonding

Solder bumps

Substrate

Die

Interconnect

layers

Top (where circuit is)

Page 17: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

33

Package-to-BoardInterconnect

(a) Through-Hole Mounting (b) Surface Mount

34

PackageTypes

PGA

DIP

PLCC

Page 18: CMOS Manufacturing process - Giuseppe Iannaccone€¦ · CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process

35

PackageParameters

36

Multi-ChipModules


PRACTICE PROBLEMS FOR CMOS ANALOG CIRCUIT … Resources/PracticeProbs(5_27_07).pdf · Some process parameters for a typical p-well CMOS process. ... layout assuming a p-well CMOS

PRACTICE PROBLEMS FOR CMOS ANALOG CIRCUIT … Resources/PracticeProbs(5_27_07).pdf · Some process parameters for a typical p-well CMOS process. ... layout assuming a p-well CMOS

CMOS Force Sensor with Scanning Signal Process Circuit for ...cdn.intechopen.com/pdfs/6124/InTech-Cmos_force_sensor_with_scanning... · CMOS Force Sensor with Scanning Signal Pr ocess

CMOS Force Sensor with Scanning Signal Process Circuit for ...cdn.intechopen.com/pdfs/6124/InTech-Cmos_force_sensor_with_scanning... · CMOS Force Sensor with Scanning Signal Pr ocess

CMOS Process Integration

CMOS Process Integration

Analog Circuit Design on Digital CMOS

Analog Circuit Design on Digital CMOS

8th Sem Cmos Circuit Lab Manual

8th Sem Cmos Circuit Lab Manual

CMOS Sequential Circuit Design Lec.-1

CMOS Sequential Circuit Design Lec.-1

Layout of Analog CMOS Integrated Circuit

Layout of Analog CMOS Integrated Circuit

TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic ...€¦ · TCR3DM series 1 2015-08-31 TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic TCR3DM series . 300 mA CMOS

TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic ...€¦ · TCR3DM series 1 2015-08-31 TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic TCR3DM series . 300 mA CMOS

CMOS Analog Circuit Design (Allen-holberg)

CMOS Analog Circuit Design (Allen-holberg)

CMOS Process

CMOS Process

CMOS Technology Logic Circuit Structures

CMOS Technology Logic Circuit Structures

Analog CMOS Circuit Design

Analog CMOS Circuit Design

Allen Holberg cmos analog circuit design

Allen Holberg cmos analog circuit design

CMOS Manufacturing Process

CMOS Manufacturing Process

zipper cmos logic circuit

zipper cmos logic circuit

CMOS Analog Circuit Design.pdf

CMOS Analog Circuit Design.pdf

CMOS Circuit Design

CMOS Circuit Design

By: Joaquin Gabriels November 24 th, 2008. Overview of CMOS CMOS Fabrication Process Overview CMOS Fabrication Process Problems with Current CMOS.

By: Joaquin Gabriels November 24 th, 2008. Overview of CMOS CMOS Fabrication Process Overview CMOS Fabrication Process Problems with Current CMOS.

CMOS Circuit Design Baker

CMOS Circuit Design Baker

CMOS Circuit Design, Layout and Simulation

CMOS Circuit Design, Layout and Simulation