Jan M. Rabaey Anantha Chandrakasan Borivoje...

EE1411

© Digital Integrated Circuits2nd Manufacturing

Digital Integrated Digital Integrated CircuitsCircuitsA Design PerspectiveA Design Perspective

ManufacturingManufacturingProcessProcess

Jan M. RabaeyAnantha ChandrakasanBorivoje Nikolic

July 30, 2002

EE1412


CMOS ProcessCMOS Process

EE1413


A Modern CMOS ProcessA Modern CMOS Process

p-well n-well

p+

p-epi

SiO2

AlCu

poly

n+

SiO2

p+

gate-oxide

Tungsten

TiSi2

DualDual--Well TrenchWell Trench--Isolated CMOS ProcessIsolated CMOS Process

EE1414


Circuit Under DesignCircuit Under Design

VDD VDD

Vin Vout

M1

M2

M3

M4

Vout2

EE1415


Its Layout ViewIts Layout View

EE1416


The Manufacturing ProcessThe Manufacturing Process

For a great tour through the IC manufacturing process and its different steps, checkhttp://www.fullman.com/semiconductors/semiconductors.html

EE1417


oxidation

opticalmask

processstep

photoresist coatingphotoresistremoval (ashing)

spin, rinse, dryacid etch

photoresist

stepper exposure

development

Typical operations in a single photolithographic cycle (from [Fullman]).

PhotoPhoto--Lithographic ProcessLithographic Process

EE1418


Patterning of SiO2Patterning of SiO2Si-substrate

Si-substrate Si-substrate

(a) Silicon base material

(b) After oxidation and depositionof negative photoresist

(c) Stepper exposure

PhotoresistSiO2

UV-lightPatternedoptical mask

Exposed resist

SiO2

Si-substrate

Si-substrate

Si-substrate

SiO2

SiO2

(d) After development and etching of resist,chemical or plasma etch of SiO2

(e) After etching

(f) Final result after removal of resist

Hardened resist

Hardened resist

Chemical or plasmaetch

EE1419


CMOS Process at a GlanceCMOS Process at a GlanceDefine active areasEtch and fill trenches

Implant well regions

Deposit and patternpolysilicon layer

Implant source and drainregions and substrate contacts

Create contact and via windowsDeposit and pattern metal layers

EE14110


CMOS Process WalkCMOS Process Walk--ThroughThrough

p+

p-epi (a) Base material: p+ substrate with p-epi layer

p+

(c) After plasma etch of insulatingtrenches using the inverse of the active area mask

p+

p-epi SiO2

3SiN

4(b) After deposition of gate-oxide andsacrificial nitride (acts as abuffer layer)

EE14111


CMOS Process WalkCMOS Process Walk--ThroughThroughSiO2

(d) After trench filling, CMPplanarization, and removal of sacrificial nitride

(e) After n-well and VTp adjust implants

n

(f) After p-well andVTn adjust implants

p

EE14112



(g) After polysilicon depositionand etch

poly(silicon)

(h) After n+ source/drain andp+source/drain implants. These

p+n+

steps also dope the polysilicon.

(i) After deposition of SiO2insulator and contact hole etch.

SiO2

EE14113



(j) After deposition and patterning of first Al layer.

Al

(k) After deposition of SiO 2insulator, etching of via’s,deposition and patterning ofsecond layer of Al.

AlSiO2

EE14114


Advanced MetallizationAdvanced Metallization

EE14115


Advanced MetallizationAdvanced Metallization

EE14116


Design RulesDesign Rules

EE14117


3D Perspective3D Perspective

Polysilicon Aluminum

EE14118


Design RulesDesign Rules

Interface between designer and process engineerGuidelines for constructing process masksUnit dimension: Minimum line width

scalable design rules: lambda parameterabsolute dimensions (micron rules)

EE14119


CMOS Process LayersCMOS Process LayersLayer

Polysilicon

Metal1

Metal2

Contact To Poly

Contact To Diffusion

Via

Well (p,n)

Active Area (n+,p+)

Color Representation

Yellow

Green

RedBlue

MagentaBlack

BlackBlack

Select (p+,n+) Green

EE14120


Layers in 0.25 Layers in 0.25 μμm CMOS processm CMOS process

EE14121


IntraIntra--Layer Design RulesLayer Design Rules

Metal2 4

3

10

90

Well

Active3

3

Polysilicon2

2

Different PotentialSame Potential

Metal1 3

32

Contactor Via

Select2

or6

2Hole

EE14122


Transistor LayoutTransistor Layout

1

2

5

3

Tran

sist

or

EE14123


ViasVias and Contactsand Contacts

1

2

1

Via

Metal toPoly ContactMetal to

Active Contact

1

2

5

4

3 2

2

EE14124


Select LayerSelect Layer

1

3 3

2

2

2

WellSubstrate

Select3

5

EE14125


CMOS Inverter LayoutCMOS Inverter Layout

A A’

np-substrate Field

Oxidep+n+

In

Out

GND VDD

(a) Layout

(b) Cross-Section along A-A’

A A’

EE14126


Layout EditorLayout Editor

EE14127


Design Rule CheckerDesign Rule Checker

poly_not_fet to all_diff minimum spacing = 0.14 um.

EE14128


Sticks DiagramSticks Diagram

1

3

In Out

VDD

GND

Stick diagram of inverter

• Dimensionless layout entities• Only topology is important• Final layout generated by “compaction” program

EE14129


PackagingPackaging

EE14130


Packaging RequirementsPackaging Requirements

Electrical: Low parasiticsMechanical: Reliable and robustThermal: Efficient heat removalEconomical: Cheap

EE14131


Bonding TechniquesBonding Techniques

Lead Frame

Substrate

Die

Pad

Wire Bonding

EE14132


TapeTape--Automated Bonding (TAB)Automated Bonding (TAB)

(a) Polymer Tape with imprinted

(b) Die attachment using solder bumps.

wiring pattern.

Substrate

Die

Solder BumpFilm + Pattern

Sprockethole

Polymer film

Leadframe

Testpads

EE14133


FlipFlip--Chip BondingChip Bonding

Solder bumps

Substrate

Die

Interconnect

layers

EE14134


PackagePackage--toto--Board InterconnectBoard Interconnect

(a) Through-Hole Mounting (b) Surface Mount

EE14135


Package TypesPackage Types

EE14136


Package ParametersPackage Parameters

EE14137


MultiMulti--Chip ModulesChip Modules

Jan M. Rabaey Anantha Chandrakasan Borivoje...

Documents

Transcript of Jan M. Rabaey Anantha Chandrakasan Borivoje...