PASAP: Power Aware Structured ASIC Placement Flow Ashutosh Chakraborty and David Z Pan ECE Department University of Texas at Austin [email protected].
Placer
Modern VLSI Design 3e: Chapter 4 Copyright 1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.
9 Vlsicad Placer
9-vlsicad-placer.pdf
