VLSI 4
description
Transcript of VLSI 4
![Page 1: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/1.jpg)
MODULE 4
![Page 2: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/2.jpg)
Sequential circuits• Sequential circuits are constructed using combinational logic
and a number of memory elements with some or all of the memory outputs fed back into the combinational logic forming a feedback path or loop.
• Sequential circuit = Combinational logic + Memory Elements
![Page 3: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/3.jpg)
![Page 4: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/4.jpg)
Memory Element
![Page 5: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/5.jpg)
Sequential Circuit Memory Elements: Latches, Flip-Flops
• Latches and flip-flops are the basic single-bit memory elements used to build sequential circuit with one or two inputs/outputs, designed using individual logic gates and feedback loops.
• Latches: – The output of a latch depends on its current inputs and on its previous inputs and its change of state can happen at any time when its inputs change.
• Flip-Flop: – The output of a flip-flop also depends on current and previous input but the change in output (change of state or state transition) occurs at specific times determined by a clock input.
![Page 6: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/6.jpg)
• Latches:– S-R Latch– S-R Latch With Enable– D-Latch
• Flip-Flops: – Edge-Triggered D Flip-Flop – Master/Slave S-R Flip-Flop – Master/Slave J-K Flip-Flop – Edge-Triggered J-K Flip-Flop – T Flip-Flop With Enable
![Page 7: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/7.jpg)
Latches v/s Registers
![Page 8: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/8.jpg)
Positive Feedback: Bi-Stability• Static memories use positive feedback to create a bi-stable
circuit — a circuit having two stable states that represent 0 and 1.
• The basic idea is shown in Figure, which shows two inverters connected in cascade along with a voltage-transfer characteristic typical of such a circuit.
• Also plotted are the Voltage Transfer Characteristics of the first inverter, that is, Vo1 versus Vi1, and the second inverter (Vo2 versus Vo1).
• The latter plot is rotated to accentuate that Vi2 = Vo1• The resulting circuit has only three possible operation points
(A, B, and C), as demonstrated on the combined VTC
![Page 9: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/9.jpg)
• Under the condition that the gain of the inverter in the transient region is larger than 1, only A and B are stable operation points, and C is a meta-stable operation point.
![Page 10: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/10.jpg)
Bi-Stability and Meta-Stability
![Page 11: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/11.jpg)
Summary
• A bistable circuit has two stable states. • In absence of any triggering, the circuit remains in a single
state (assuming that the power supply remains applied to the circuit), and hence remembers a value.
• A trigger pulse must be applied to change the state of the circuit.
• Another common name for a bistable circuit is flip-flop (an edge-triggered register is also referred to as a flip-flop).
![Page 12: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/12.jpg)
CMOS two-inverter bistable element• At the unstable operating point
– All four the transistor are in saturation – Resulting in maximum loop gain for the circuit – Small voltage perturbation
• Output voltage diverse and eventually settle at VOH and VOL
![Page 13: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/13.jpg)
SR Flip-Flops
• An S-R (set-reset) latch can be built using two NOR gates forming a feedback loop.
• The output of the S-R latch depends on current as well as previous inputs or state, and its state (value stored) can change as soon as its inputs change.
![Page 14: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/14.jpg)
![Page 15: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/15.jpg)
NOR-based SR latch
![Page 16: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/16.jpg)
• Figure shows the circuit structure of the simple CMOS SR latch, which has two such triggering inputs, S (set) and R (reset).
• The SR latch is also called the SR flip-flop, since two stable states can be switched back and forth.
• The circuit consists of two CMOS NOR2 gates. • The SR latch circuit has two complementary outputs, Q and Q . • By definition,
– The latch is said to be in its set state when Q is logic “1” and Q’ is logic “0” (Inputs S=1 and R=0).
– The latch is in its reset state when Q is logic “0” and Q’ is logic “1” (Inputs S=0 and R=1).
– When both inputs S and R are set to logic “0”, the SR latch will operate exactly like the simple cross-coupled bistable circuit and will hold either one of its two stable operating points (states) as determined by the previous inputs.
![Page 17: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/17.jpg)
![Page 18: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/18.jpg)
NAND-based SR latch
![Page 19: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/19.jpg)
![Page 20: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/20.jpg)
![Page 21: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/21.jpg)
![Page 22: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/22.jpg)
D Latch• When CLK = 1, latch is transparent – D flows through to Q like a buffer
• When CLK = 0, the latch is opaque – Q holds its old value independent of D
• a.k.a. transparent latch or level-sensitive latch
![Page 23: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/23.jpg)
![Page 24: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/24.jpg)
![Page 25: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/25.jpg)
![Page 26: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/26.jpg)
D Latch Design
![Page 27: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/27.jpg)
D Latch Operation
![Page 28: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/28.jpg)
![Page 29: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/29.jpg)
![Page 30: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/30.jpg)
D Flip-flop
![Page 31: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/31.jpg)
D Flip-flop Design
![Page 32: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/32.jpg)
D Flip-flop Operation
![Page 33: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/33.jpg)
Race Condition
![Page 34: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/34.jpg)
Non-overlapping Clocks
![Page 35: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/35.jpg)
Typical BiCMOS Technology
1. Buried n+ layer drain2. Buried p+ layer3. Collector tub4. Active area5. Collector sinker6. n-well7. p-well8. Emitter window9. Base oxide/implant10. Emitter implant11. Poly 112. NMOS lightly doped drain
13. PMOS lightly doped14. n+ source/drain15. p+ source/drain16. Silicide protection17. Contacts18. Metal 119. Via 120. Metal 221. Via 222. Metal 323. Nitride passivation
The following steps describes BiCMOS process.
![Page 36: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/36.jpg)
Notation:
• BSPG = Boron and Phosphorus doped Silicate Glass (oxide)
• Kooi Nitride = A thin layer of silicon nitride on the silicon surface as a result of the reaction of silicon with the HN3 generated, during the field oxidation.
• TEOS = Tetro-Ethyl-Ortho-Silicate. A chemical compound used to deposit conformal oxide films.
![Page 37: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/37.jpg)
![Page 38: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/38.jpg)
![Page 39: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/39.jpg)
![Page 40: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/40.jpg)
![Page 41: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/41.jpg)
![Page 42: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/42.jpg)
![Page 43: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/43.jpg)
![Page 44: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/44.jpg)
![Page 45: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/45.jpg)
![Page 46: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/46.jpg)
![Page 47: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/47.jpg)
![Page 48: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/48.jpg)
![Page 49: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/49.jpg)
![Page 50: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/50.jpg)
![Page 51: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/51.jpg)
![Page 52: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/52.jpg)
![Page 53: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/53.jpg)
![Page 54: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/54.jpg)
![Page 55: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/55.jpg)
![Page 56: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/56.jpg)
![Page 57: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/57.jpg)
BiCMOS Process steps for the cross section
![Page 58: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/58.jpg)
BiCMOS Inverter
![Page 59: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/59.jpg)
BiCMOS Inverter
![Page 60: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/60.jpg)
Inverter – Faster Circuit
![Page 61: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/61.jpg)
![Page 62: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/62.jpg)
BiCMOS NAND Gate
![Page 63: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/63.jpg)
BiCMOS NOR Gate
![Page 64: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/64.jpg)
![Page 65: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/65.jpg)
![Page 66: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/66.jpg)
![Page 67: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/67.jpg)
![Page 68: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/68.jpg)
![Page 69: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/69.jpg)
![Page 70: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/70.jpg)
![Page 71: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/71.jpg)
![Page 72: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/72.jpg)
![Page 73: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/73.jpg)
![Page 74: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/74.jpg)
![Page 75: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/75.jpg)
![Page 76: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/76.jpg)
![Page 77: VLSI 4](https://reader036.fdocuments.in/reader036/viewer/2022062320/563db864550346aa9a9347e4/html5/thumbnails/77.jpg)