The Status of the Digital Silicon Photomultiplier Development
Transcript of The Status of the Digital Silicon Photomultiplier Development
![Page 1: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/1.jpg)
The Status of the Digital
Silicon Photomultiplier Development
Thomas Frach, Andreas Thon, Ben Zwaans, Carsten Degenhardt, Rik de Gruyter,
Oliver Mülhens
Philips Digital Photon Counting
![Page 2: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/2.jpg)
LIGHT 2011 22
Digital SiPM – New Type of Silicon Photomultiplier
22
• Cells connected to common readout
• Analog sum of charge pulses
• Analog output signal
Analog SiPM
www.hamamatsu.com
TDC and
photon counter
Digital Cells
Digital SiPM
• Each diode is a digital switch
• Digital sum of detected photons
• Digital data output
Digital output of• Number of photons• Time-stamp
![Page 3: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/3.jpg)
LIGHT 2011 33
Digital SiPM – Cell Electronics
• Cell electronics area: 120µm²
• 25 transistors including 6T SRAM
• ~6% of total cell area
• Modified 0.18µm 5M CMOS
• Foundry: NXP Nijmegen
![Page 4: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/4.jpg)
LIGHT 2011 44
Digital SiPM – Sensor Architecture
44
• Operating frequency: 200MHz
• 9bit TDC (23ps bin width)
• Configurable trigger network
• Validation logic to reduce sensor
dead time due to dark counts
• JTAG interface
• Electrical trigger input for
test and TDC calibration
![Page 5: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/5.jpg)
LIGHT 2011 55
Digital SiPM – Sensor Family
55
• 8192 cells• Integrated TDC• On-chip inhibit memory controller• External FPGA controller• 160 bond wires
DLD8K Demonstrator (2009):
DLS 6400-22 digital SiPM (2010):
• 25600 cells• TDCs, controller, data buffers• JTAG for configuration & test • 48 bond wires
![Page 6: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/6.jpg)
LIGHT 2011 66
DLS Structure
TDC 1 TDC 2
Pixel 2 Pixel 3
Sub-
pixel
Main
control
JTAG
IO
Out
put
regi
ster
1
Out
put
regi
ster
2
Sub-
pixel
Sub-
pixel
Sub-
pixel
Trg
Pix
el c
ontr
ol
Photon counter/adder
Photon counter/adder
Clock/
Trigger
Pixel 1
Out
put
regi
ster
1
Out
put
regi
ster
2
![Page 7: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/7.jpg)
LIGHT 2011 77
DLS – Sensor Architecture
JTAG in data out LVCMOS clock & sync
LVDS clock & syncJTAG out
TDCPixel
controllers
Main
controller
JTAG
controller
Trigger
logic
Sub-pixel
![Page 8: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/8.jpg)
LIGHT 2011 88
DLS – State Machine
• 200MHz (5ns) system clock
• Variable light collection time 0 - 20µs
• 20ns min. dark count recovery
• dark counts => sensor dead-time
• data output parallel to the acquisition
of the next event (no dead time)
• Trigger at 1, ≥2, ≥3 and ≥4 photons
• Validate at ≥4 ... ≥64 photons
(possible to bypass event validation)
ready
valid?
collection
readout
recharge
yes
no5ns – 80ns
0ns – 20µs
680ns
10ns – 40ns
![Page 9: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/9.jpg)
LIGHT 2011 99
DLD8K – Dark Counts
Control over individual SPADs enables detailed device characterization
• Over 90% good diodes (dark count rate close to average) • Typical dark count rate at 20°C and 3.3V excess voltage: ~150cps / diode• Low dark counts (~1-2cps) per diode at -40°C
![Page 10: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/10.jpg)
LIGHT 2011 1010
Pixel Logic, TDC
and photon counter
1010
DLD8K – Photon Detection Efficiency
• Peak PDE >30% at 430nm and 3.3V excess voltage
• No anti-reflective coating used, optical coupling not optimized
• Needs independent verification
Effective PDE:
LYSO(Ce) 25.9%
CsI(Na) 23.7%
CsI(Tl) 20.5%
NaI(Tl) 24.2%
BGO 24.2%
LaBr3(Ce) 9.6%
![Page 11: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/11.jpg)
LIGHT 2011 1111
Pixel Logic, TDC
and photon counter
1111
DLD8K – Optical Crosstalk
Pixel Logic, TDC
and photon counter
Direct measurement using one ‚bad‘ diode as light generator:• Acquire dark count map around the light source for corrections• Activate light source and test diode simultaneously:
• Events with 1 photon are dark counts• Events with 2 photons are either randoms or optical crosstalk
• Use the dark count map to correct for randoms Typical total optical crosstalk in a 5x5 neighborhood: 7% - 9%
![Page 12: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/12.jpg)
LIGHT 2011 1212
DLD8K – Temperature Sensitivity
Pixel Logic, TDC
and photon counter
ps-laser trigger, 2100 photons/pulse, 24ps FWHM timing resolution
• PDE drift: 0.33% K-1
• TDC drift: 15.3ps K-1
• PDE drift compensation by adapting the bias voltage• TDC re-calibration using electrical trigger
![Page 13: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/13.jpg)
LIGHT 2011 1313
DLD8K – Photon And Time Resolution
• Sensor triggered by attenuated laser pulses at first photon level• Laser pulse width: 36ps FWHM, λ = 410nm• Contribution to time resolution (FWHM):
SPAD: 54ps, trigger network: 110ps, TDC: 20ps
• Trigger network skew currently limits the timing resolution
![Page 14: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/14.jpg)
LIGHT 2011 1414
DLD8K – Trigger Network Skew
• Diodes activated one-by-one and triggered by a divergent ps-laser pulse. • Many photons per diode&pulse → negligible avalanche spread uncertainty.• Laser trigger&pulse spread and TDC resolutions are included in the final σ.
![Page 15: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/15.jpg)
LIGHT 2011 1515
DLD8K – Scintillator Measurements
Pixel Logic, TDC
and photon counter
• 3 x 3 x 5 mm³ LYSO in coincidence, Na-22 source• Time resolution in coincidence: 153ps FWHM• Energy resolution (excluding escape peak): 10.7%• Excess voltage 3.3V, 98.5% active cells• Room temperature (31°C board temperature, not stabilized)
![Page 16: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/16.jpg)
LIGHT 2011 1616
DLD8K – Scintillator Measurements (II)
Pixel Logic, TDC
and photon counter
• 3 x 3 x 5 mm³ Ca co-doped LSO:Ce in coincidence, Na-22 source• Time resolution in coincidence: 120ps FWHM• Energy resolution: 10%• Room temperature
120 ps FWHM
D. R. Schaart, H. T. van Dam, G. J. van der Lei, S. Seifert,
"The Digital SiPM: Initial Evaluation of a New Photosensor for Time-of-Flight PET,"
2011 IEEE Nuclear Science Symposium and Medical Imaging Conference,
Valencia, Spain, October 23-29, 201
![Page 17: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/17.jpg)
LIGHT 2011 1717
DLD8K – Čerenkov Light Detection
• PMMA radiator coupled via air gap to two dSiPMs (DLD8K) in coincidence
• Box isolated and temperature-controlled with a TEC to 2 – 3°C
• Cooperation between Giessen University (Prof. Düren) and Philips DPC
• First measurements at CERN SPS: σ = 60.7ps
beam
![Page 18: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/18.jpg)
LIGHT 2011 1818
DLS 3200-22 (2011)
• Based on DLS 6400-22• Fully compatible interface• Two diode cells merged vertically
resulting in 59.4µm x 64µm cell• 3200 micro-cells per pixel• Max. fill factor 84%• Currently 78% (wide guard rings)• Improved trigger network• New trigger level scheme• Modified validation scheme• Improved event processing
![Page 19: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/19.jpg)
LIGHT 2011 1919
DLS 3200-22 – Comparision
New Experimental Design DLS 3200-22:
• 3200 cells per pixel, 12800 cells per sensor
• 59.4µm x 64µm cell size, 78% area efficiency (incl. electronics)
• Based on (and compatible to) DLS 6400-22 sensor
DLS 6400-22 DLS 3200-22
![Page 20: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/20.jpg)
LIGHT 2011 2020
DLS 3200-22 – Dark Count Rate
Pixel Logic, TDC
and photon counter
• Dark count rate at 20°C, 3.3V excess voltage
• Average dark count rate ~ 550cps per SPAD
• Scales with SPAD sensitive area (2954µm² vs. 783µm² in DLD8K)
![Page 21: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/21.jpg)
LIGHT 2011 2121
DLS 3200-22 – Optical Crosstalk
Pixel Logic, TDC
and photon counter
• Optical crosstalk ~18% due to higher diode capacitance (factor ~2.8)
• Linear dependence on excess voltage (as expected)
• Has to be taken into account in saturation correction
![Page 22: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/22.jpg)
LIGHT 2011 2222
DLS 3200-22 – Energy Resolution
Pixel Logic, TDC
and photon counter
• 4 x 4 x 22 mm³ LYSO crystal
• Vikuiti reflector
• Attached with Meltmount
• Na-22 source
![Page 23: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/23.jpg)
LIGHT 2011 2323
DLS 3200-22 – Energy Resolution
Pixel Logic, TDC
and photon counter
• 3.3V excess voltage, 20°C
• 99% active cells
• Non-linearity correction
• Optical crosstalk included [Burr et al.]
• dE/E = 9.2%
![Page 24: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/24.jpg)
LIGHT 2011 2424
DLS 3200-22 – Saturation Correction
Pixel Logic, TDC
and photon counter
Saturation correction including
optical crosstalk model [Burr et al.,2007]:
Simple saturation correction
neglecting optical crosstalk:
• Optical crosstalk seems to limit the energy resolution
![Page 25: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/25.jpg)
LIGHT 2011 2525
DLS 6400-22 – Crystal Identification
• 2x2 Array of 3x3x15mm³ LYSO
• 1:1 coupling using MeltMount
• Illuminated by ²²Na source
• Corrected only for saturation
• dE/E = 11% (combined)
11%
![Page 26: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/26.jpg)
LIGHT 2011 2626
Digital SiPM – Tiles
• 4 x 4 sensor array
• 8 x 8 pixels
• 4-sides tileable
![Page 27: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/27.jpg)
LIGHT 2011 2727
Digital SiPM – Small Crystal Identification
• Laser measurements on a 0.5mm grid• Best case (no scatter, no light guide)• ~1600 photons per laser pulse
![Page 28: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/28.jpg)
LIGHT 2011 2828
Digital SiPM – Small Crystal Identification
• Array of 30 x 30 LYSO crystals
• Crystal size: 1 x 1 x 10mm³
• Coupled via light guide to one
digital SiPM tile (4 x 4 dies)
• Data plotted in log scale
• Strong floodmap compression
close to tile edge due to missing
neighbor tiles
P. Düppenbecker, Philips Research
![Page 29: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/29.jpg)
LIGHT 2011 2929
DLS Tiles an Modules
Pixel Logic, TDC
and photon counter
• Enables the construction of scalable detectors with large number of channels• Power / thermal management included in design
![Page 30: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/30.jpg)
LIGHT 2011 3030
DLS Tile – Scintillator Readout
Pixel Logic, TDC
and photon counter
• LYSO array, 8 x 8 crystals, 4 mm x 4 mm pitch, 22 mm length• DLS-3200-22-44, measurement at +10°C
Energy resolution per pixel Summed histogram over all 64 pixels
Position y [mm])
Energy Resolution [%]
0 5 10 15 20 25 30
0
5
10
15
20
25
309.8
10
10.2
10.4
10.6
10.8
11
11.2
0 200 400 600 8000
5
10
15
20
Co
unts
[k]
Energy [keV]
10.4%
![Page 31: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/31.jpg)
LIGHT 2011 3131
DLS Tile – Scintillator Readout
• LYSO array, 8 x 8 crystals, 4 mm x 4 mm pitch, 22 mm length• DLS-3200-22-44, measurement at +10°C
Timing resolution per pixel [ps] Summed histogram over all 64 pixels
286 ps FWHM
-600 -400 -200 0 200 400 6000
10000
20000
30000
40000
50000
60000
70000
Data: ttt_BModel: GaussFWHMWeighting: y No weighting Chi^2/DoF = 10170.08092R^2 = 0.9994 y0 21.21383 ±2.1043w 142.55919 ±0.10222xc -0.20855 ±0.08662A 60860.93608 ±37.68774
Co
unts
Timestamp difference (ps)
![Page 32: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/32.jpg)
LIGHT 2011 3232
Sensors For New Applications
• Cutting-edge experiments need high-performance sensors
– Current sensor architecture may not fulfill all requirements
– Ideally, the existing sensor can be extended to match the requirementsbut this is not always possible (different requirements on cell/chip size)
– Dedicated designs needed but require large NRE investment per design
• Dedicated SiPMs, different cell and die sizes, analog or digital data processing
– Vanishing boundary between photon detection and data processing
– Early user feedback and application knowledge crucial for development
→ allow the users to develop their own dedicated digital SiPMs
→ Philips/NXP plan to offer multi-project wafer runs to the HEP community
– Many experienced designers already working on mixed-signal ROCs
– Develop your own digital SiPM sensors tailored to your experiment
– Share the experience and mask cost with other users
– Is there sufficient demand for multi-project wafer service in this technology?
![Page 33: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/33.jpg)
LIGHT 2011 3333
Summary
• Digital SiPM implemented in a high-volume CMOS process
• Configurable architecture, individual control of each SPAD
• Tiles of 4 x 4 sensors and modules with 2 x 2 tiles developed
• New design with improved fill factor of 78% currently being tested
• Multi-project wafer runs planned to allow users to develop application
specific sensors. Please contact us if you are interested.
![Page 34: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/34.jpg)
LIGHT 2011
![Page 35: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/35.jpg)
LIGHT 2011 3535
Digital SiPM – Trigger Logic
• Each sub-pixel triggers at first photon
• Sub-pixel trigger can be OR-ed or AND-ed
to generate probabilistic trigger thresholds
• Higher trigger threshold decreases system
dead-time at high dark count rates at the
cost of time resolution
Sub-
pixel
Sub-
pixel
Sub-
pixel
Sub-
pixel
AND/OR AND/OR
AND/OR
Pixel trigger
First photon trigger
![Page 36: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/36.jpg)
LIGHT 2011 3636
Digital SiPM – Afterpulsing Probability
Time differences of two consecutive dark counts in a single diode.
Many diodes show afterpulsing probabilities of less than 0.1%, few are
in the 2-3% range.
Afterpulsing: deviation from the Poisson distribution in the first few µs.
![Page 37: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/37.jpg)
LIGHT 2011 3737
Digital SiPM – Time-to-Digital Converter
• Two identical 9 bit TDCs running with 180° phase-shifted clocks
• 100MHz reference clock generated from 200MHz system clock
• Each TDC has ~0.5ns wide 'blind spot' close to clock edge → bin 0
• Two-phase clock guarantees at least one valid TDC value for any event
• For ~90% of the events, both TDC values can be used to increase accuracy
• TDC calibration using dark counts or randomly distributed events
![Page 38: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/38.jpg)
LIGHT 2011
• Average TDC bin width 23 ± 2.8ps
• Non-linearity corrected by look-up tables inside the readout FPGA
• Online correction for TDC drift due to temperature and voltage variation
• Periodic TDC calibration test using external (SYNC) signal
3838
Digital SiPM – Time-to-Digital Converter
![Page 39: The Status of the Digital Silicon Photomultiplier Development](https://reader031.fdocuments.in/reader031/viewer/2022012921/61c8f8fe00e1ee257e7c8515/html5/thumbnails/39.jpg)
LIGHT 2011 3939
Digital SiPM – Trigger Network Skew
Pixel Logic, TDC
and photon counter
• Chip illuminated by divergent picosecond laser beam
• Laser trigger synchronized to the reference clock
• All diodes measured sequentially
• 10000 events captured and time stamp histogram fitted with a Gaussian
• Gaussian mean → delay of the selected trigger path
• Average trigger network delay subtracted from the data