Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked...
-
Upload
mavis-knight -
Category
Documents
-
view
229 -
download
2
Transcript of Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked...
![Page 1: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/1.jpg)
Test #2
• Combinational Circuits–MUX
• Sequential Circuits– Latches– Flip-flops– Clocked Sequential Circuits– Registers/Shift Register– Counters–Memory
![Page 2: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/2.jpg)
Multiplexer
• 2-to-1 mux• 4-to-1 mux
![Page 3: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/3.jpg)
2-to-1 mux
• A 2-input mux is controlled by a single control line s.
• If s=0, y=a and y=b if s=1.
![Page 4: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/4.jpg)
Implementation
![Page 5: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/5.jpg)
4-to-1 Mux
![Page 6: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/6.jpg)
4-to-1 Mux
(Creating a 4 x 1 MUX from 2 x 1 MUX)
![Page 7: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/7.jpg)
Latches
• Latches are level sensitive.• Latches propagate values from input
to output continuously.• S sets Q =1; R sets Q=0– Active low inputs are enabled by 0s.– Active high inputs are enabled by 1s.
![Page 8: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/8.jpg)
SR Latch with NOR Gates
tPDSQ=2 NOR gate delays.tPDRQ_=1 NOR gate delay
Forbidden State
SR are trigger pulses which can return to zero once Q is set.
Active High inputs
![Page 9: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/9.jpg)
Typical Mode of Operation
1. Both inputs of the latch remain at 0 unless the state has to be changed.2. When both S and R are equal to 0, the latch can be in either the set or the reset, depending on which input was most recently a 1.
S must go back to 0 in order to avoidS=R=1.Q and Q’ do not change states when Sgoes back to 0.
R must go back to 0 in order to avoidS=R=1.Q and Q’ do not change states when Rgoes back to 0.
![Page 10: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/10.jpg)
SR Latch with NAND Gates
1. Both inputs of the latch remain at 1 unless the state has to be changed.2. When both S and R are equal to 1, the latch can be in either the set or the reset, depending on which input was most recently a 1.
R must go back to 1 in order to avoidS=R=0.Q and Q’ do not change states when Rgoes back to 1.
S must go back to 1 in order to avoidS=R=0.Q and Q’ do not change states when Sgoes back to 1.
![Page 11: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/11.jpg)
Comparison(activated with a 1)
(activated with a 0)
![Page 12: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/12.jpg)
SR Latch with NAND Gates
Active lowinputs
![Page 13: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/13.jpg)
SR latch with Control Line (En=0)
1. En=0, Q and Q’ will not be changed!
0
1
1
![Page 14: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/14.jpg)
SR latch with Control Line (En=1)
1. En=1, Q and Q’ will be affected by S and R.2. We now have active-high enabled circuit!
1
S’
R’
![Page 15: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/15.jpg)
D Latch
![Page 16: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/16.jpg)
D Latch (En=0)
0
1
1
![Page 17: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/17.jpg)
D Latch (En=1)
1
D’
D
Q follows D as long as En is asserted (En=1).Data is temporary stored when En is 0.
![Page 18: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/18.jpg)
D-latch Operation
![Page 19: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/19.jpg)
D-Latch (CK=0)
0
D
DB
0
0
![Page 20: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/20.jpg)
D-Latch (CK=1)
1
D
DB
D
DB D
DB
![Page 21: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/21.jpg)
Analyze D Latch Using Boolean Algebra
𝐷 ∙𝐶𝐾
𝐷 ∙𝐶𝐾
𝐷 ∙𝐶𝐾 +𝑄
𝑄=𝐷 ∙𝐶𝐾 +𝑄
![Page 22: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/22.jpg)
D Flip-Flop
![Page 23: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/23.jpg)
Negative Edge triggered D Flip-FlopClk=0
0 1
Q=Yhold
![Page 24: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/24.jpg)
Negative Edge triggered D Flip-FlopClk=1
1 0
Y=D
hold
![Page 25: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/25.jpg)
Negative Edge Triggered D Flip-Flop
CK of latch 1
CK of latch 2
OUT=X
Y=D
2: Hold
1: Track
1:hold
2:track
1 2
1:hold
2:track
Q=Y
Not enoughtime for D→Y →Q
Q will hold steady
The value that is producedat the output of the flip-flopis the value that was storedin master stage immediately before the negative edge Occurred.
![Page 26: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/26.jpg)
Positive Edge D-Flop
1 2
CK of latch 2
CK of latch 1
X
X=IN
OUT=X
1: Hold
2: Track
2:hold
1:track
2:hold
1:track
![Page 27: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/27.jpg)
D-Type Positive Edge Triggered Flip-Flop (CLK=0)
0
0
1
1
CLK =0, maintain the present state
![Page 28: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/28.jpg)
D-Type Positive Edge Triggered Flip-Flop
0
0→ 1
1
1 → 0
Q changes 01
10
D=0 as Clk=0→ 1
![Page 29: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/29.jpg)
D-Type Positive Edge Triggered Flip-Flop
1
0→ 1
1 → 0
1 → 1
Q changes 10
01
D=1 as Clk=0→ 1
![Page 30: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/30.jpg)
D-Type Positive Edge Triggered Flip-Flop
0 → 1
1
S
The flip-flop is unresponsive to changes in D1
1
D=0→ 1 as Clk=1
S’
S’
Please explore different possible value of S on your own.This will work even for S=R=1 and S=R=0.
![Page 31: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/31.jpg)
Symbol of D Flip-Flops
![Page 32: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/32.jpg)
Analysis of Clocked Sequential Circuits
![Page 33: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/33.jpg)
Example of a Sequential Circuit
D flip-flops
![Page 34: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/34.jpg)
Example: Start with A=0, B=0, x=0.A(next)=0B(next)=0Y(next)=0
![Page 35: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/35.jpg)
What are A(next), B(next) and y(next) given that A=1, B=1 and X=1?
D flip-flops
![Page 36: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/36.jpg)
Alternate State Table
![Page 37: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/37.jpg)
State Diagram
Each circle is a state
When x=1, y=0.
![Page 38: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/38.jpg)
State Diagram
Each circle is a state
When x=0, y=1.
![Page 39: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/39.jpg)
Detects 0 in the bit stream of data
Output is a 0 as long as input is a 1. The first 0 after a string of 1 transfers the circuit back to 00.
![Page 40: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/40.jpg)
Summary
![Page 41: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/41.jpg)
Shift Register
![Page 42: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/42.jpg)
Register• A register is a group of flip-flops,
each one of which is capable of storing one bit of information.
• Issues:– You do not have an option hold
the output when you don’t want to outputs updated.
4 D flip-flops=4 bits of storage=4-bit register
![Page 43: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/43.jpg)
4-bit Register with Parallel Load Control
![Page 44: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/44.jpg)
Load=“1”→Update“1”
“0”
“0”
“1”
“I0”
“I0”
I0 is fed to DFF when Load is a 1.
![Page 45: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/45.jpg)
Load=“0”→Hold!“0”
“1”
“A0”
“0”
“0”
“A0”
A0 is fed to DFF when Load is a 0. So the outputis holding!
![Page 46: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/46.jpg)
Four Bit Shift Register
1 2 3 4
Q of DFF1 gets SI after the first rising edge of the CLKQ of DFF2 gets SI after the second rising edge of the CLKQ of DFF3 gets SI after the third rising edge of the CLKQ of DFF4 gets SI after the fourth rising edge of the CLK
![Page 47: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/47.jpg)
Block Diagram of a Universal Shift Register
This is called the universal shift register because it has both shifts and parallel load capabilities.
![Page 48: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/48.jpg)
Detail Implementation
![Page 49: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/49.jpg)
Four-to-one-line Mux
![Page 50: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/50.jpg)
Mode Control
![Page 51: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/51.jpg)
S0=0, S1=0 [No Change Mode]
S0=0, S1=0
![Page 52: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/52.jpg)
S0=1, S1=0 [Shift Right Mode]
S1=0 , S0=1
![Page 53: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/53.jpg)
S0=0, S1=1 [Shift Left Mode]
S1=1 , S0=0
![Page 54: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/54.jpg)
S0=1, S1=1 [Parallel Load Mode]
S1=1 , S0=1
![Page 55: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/55.jpg)
Counter
Section 6.3
![Page 56: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/56.jpg)
Types of Counter
• Binary Ripple Counter• Synchronous Counter
![Page 57: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/57.jpg)
Reset
Binary Ripple Counter
Respond to negativeedge of the clock
![Page 58: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/58.jpg)
Reset
Binary Ripple Counter 0
0
0
0
1
1
1
1
1. D0(n+1)=A0(n)’The first flip-flop alwaystoggles itself.
1
2
3
4
A3 A2 A1 A0
0 0 0 0Each D flip-flop is designed to flipItself.
Each D flip-flop is triggeredby the output of the previous DFF.
![Page 59: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/59.jpg)
Reset
Binary Ripple Counter 0→1
0 →0
0 →0
0 →0
1 →0
1
1 →1
1 →1
1
2
3
4
1→1
A3 A2 A1 A0
0 0 0 0
0 0 0 1
![Page 60: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/60.jpg)
Reset
Binary Ripple Counter 0→1 → 0
0 →0 →1
0 →0 →0
0 →0 →0
1 →0 → 1
1
1 →1 →1
1 →1 →1
1
2
3
4
1→1 →0
A3 A2 A1 A0
0 0 0 0
0 0 0 1
0 0 1 0
![Page 61: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/61.jpg)
Reset
Binary Ripple Counter
Respond to negativeedge of the clock
1
2
3
4
Each DFF is triggeredby the previous DFF.
![Page 62: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/62.jpg)
Counter as a Frequency Divider
Dec A3 A2 A1 A0
0 0 0 0 0
1 0 0 0 1
2 0 0 1 0
3 0 0 1 1
4 0 1 0 0
5 0 1 0 1
6 0 1 1 0
7 0 1 1 1
8 1 0 0 0
9 1 0 0 1
10 1 0 1 0
11 1 0 1 1
12 1 1 0 0
13 1 1 0 1
14 1 1 1 0
15 1 1 1 1
14 0 0 0 0
13 0 0 0 1
12 0 0 1 0
Start from 0, advance to15, go back to 0.
A0 repeats after 2 cycles.A1 repeats after 4 cycles.A2 repeats after 8 cycles.A3 repeats after 16 cycles.
So a counter can be usedas frequency divider.
Reset is used to initialize the output to a 0
![Page 63: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/63.jpg)
Synchronous Counters
• Synchronous counters are different from ripple counters in that clock pulses are applied to the input of all flip-flops.
![Page 64: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/64.jpg)
Binary Counter1
2
3
4
1
0
0
0
0
0
0
0
![Page 65: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/65.jpg)
JK Flip-Flop
![Page 66: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/66.jpg)
Binary Counter1
2
3
4
1
0→1
0 →0
0 →0
0→1
0 →0
0 →0
0 →0
![Page 67: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/67.jpg)
1
2
3
4
1
0→1 → 0
0 →0 →0
0 →0 →0
0→1 →0
0 →0 →1
0 →0 →0
0 →0 →0
![Page 68: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/68.jpg)
Memory
Section 7.2
![Page 69: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/69.jpg)
Block Diagram of a Memory Unit
![Page 70: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/70.jpg)
74LS189 RAM
[A3,A2,A1,A0]=address inputs[D3,D2,D1,D0]=data inputs[S3,S2,S1,S0]=outputsME,WE control the direction of transferVCC=powerGND=ground
![Page 71: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/71.jpg)
Logic Diagram memory cell
Each word is enabled by the 4-input AND
![Page 72: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/72.jpg)
Write →Read
![Page 73: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/73.jpg)
Logic Diagram memory cell
Each word is enabled by the 4-input AND
![Page 74: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/74.jpg)
Switch Characteristics
![Page 75: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/75.jpg)
Switching Time Waveforms
17 nS 23 nS
-7 nS for address-14 nS for data
A negative hold time means that the address/data can change before the rising edge of WE because the thereis internal delay through the chip.
![Page 76: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/76.jpg)
Write (ME=0, WE=0)
0
0
10
11
11
D1
D2D3D4 [hi Z?]
![Page 77: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/77.jpg)
READ (ME=0, WE=1)
1
0
01
Complement of data stored
![Page 78: Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.](https://reader037.fdocuments.in/reader037/viewer/2022103005/56649db65503460f94aa80bb/html5/thumbnails/78.jpg)
HOLD (ME=1, WE=X)
X
1
0Hi-Z output