RK3399 Rock960 V1 - Vamrs...2018/06/12 · 5 5 4 4 3 3 2 2 1 1 D D C C B B A A RK3399 POWER DIAGRAM...
26
5 5 4 4 3 3 2 2 1 1 D D C C B B A A 1oz(35um) Hoz(18um) Hoz(18um) Prepreg 1080*1 (75um) GND1 POWER TOP 6 LAYERS PCB STACK （ e .g . PCB=1 . 6 mm ） Note ： 器 器 器 器 器 器 1 ：如 如 V a lu e 为 DNP ，器 器说 说 说 说 。 2 ：如 如 Option 有 DNP ，器 器说 说 说 说 说。 RK3399_Rock960_V1.2 Silkscreen（ 25um ） Prepreg 2116*1 (115um) Adjust Core （ 465um ） Prepreg 2116*1 (115um) Prepreg 1080*1 (75um) 1oz(35um) Silkscreen（ 25um ） Hoz(18um) Hoz(18um) BOTTOM SIGNAL GND2 01.Index 02.Change List 03.Power Tree 04.I2C Map 05.Power Domain Map 06.RK3399 Power 07.RK3399 PMU Controler 08.RK3399 DDR Controler 09.RK3399 Flash&SDMMC Controler 10.RK3399 USB/USIC Controler 11.RK3399 SARADC/Key 12.RK3399 DVP Interface 13.RK3399 Display Interface 14.RK3399 GPIO 15.RK3399 PCIE 16.Power-DC IN 17.Power-PMIC RK808-D 18.USB OTG/HOST Port 19.USB Type-C Port 20.RAM-LPDDR3(178P) 21.Memory-eMMC 22.WIFI/BTMIMO-AP6354 23.TF Card 24.HDMI Output 25.PCIe NGFF/M.2 26.CONNECTOR CONTENT INDEXING Project: File: Date: 96rocks.com Designed by: Rev: Sheet: of Friday, June 08, 2018 <Page name> RK3399_ROCK960 <designer> 1 26 V1.2 Project: File: Date: 96rocks.com Designed by: Rev: Sheet: of Friday, June 08, 2018 <Page name> RK3399_ROCK960 <designer> 1 26 V1.2 Project: File: Date: 96rocks.com Designed by: Rev: Sheet: of Friday, June 08, 2018 <Page name> RK3399_ROCK960 <designer> 1 26 V1.2 M105 MARK MARK M100 MARK MARK M101 MARK MARK M102 MARK MARK M103 MARK MARK H100 HOLE HOLE/PTH/R6D3.5 1 H101 HOLE HOLE/PTH/R6D3.5 1 H102 HOLE HOLE/PTH/R6D3.5 1 M104 MARK MARK H103 HOLE HOLE/PTH/R6D3.5 1
Transcript of RK3399 Rock960 V1 - Vamrs...2018/06/12 · 5 5 4 4 3 3 2 2 1 1 D D C C B B A A RK3399 POWER DIAGRAM...
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
1oz(35um)
Hoz(18um)
Hoz(18um)
Prepreg 1080*1 (75um)
GND1
POWER
TOP
6 LAYERS PCB STACK（e. g. PCB=1. 6 mm）
N o t e：器 器 器 器 器 器1 ：如如 V a lu e 为 DNP，器器 说 说 说 说 。2 ：如 如 Op t io n 有 DNP，器器说 说 说 说 说。
RK3399_Rock960_V1.2
Silkscreen（25um）
Prepreg 2116*1 (115um)
Adjust Core （465um）
Prepreg 2116*1 (115um)
Prepreg 1080*1 (75um)
1oz(35um)
Silkscreen（25um）
Hoz(18um)
Hoz(18um)
BOTTOM
SIGNAL
GND2
01.Index02.Change List03.Power Tree04.I2C Map05.Power Domain Map06.RK3399 Power07.RK3399 PMU Controler08.RK3399 DDR Controler09.RK3399 Flash&SDMMC Controler10.RK3399 USB/USIC Controler11.RK3399 SARADC/Key12.RK3399 DVP Interface13.RK3399 Display Interface14.RK3399 GPIO15.RK3399 PCIE16.Power-DC IN17.Power-PMIC RK808-D18.USB OTG/HOST Port19.USB Type-C Port20.RAM-LPDDR3(178P)21.Memory-eMMC22.WIFI/BTMIMO-AP635423.TF Card24.HDMI Output25.PCIe NGFF/M.226.CONNECTOR
CONTENT INDEXING
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 1 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 1 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 1 26
V1.2
M105MARKMARK
M100MARKMARK
M101MARKMARK
M102MARKMARK
M103MARKMARK
H100HOLE
HOLE/PTH/R6D3.5
1
H101HOLEHOLE/PTH/R6D3.5
1
H102HOLEHOLE/PTH/R6D3.5
1
M104MARKMARK
H103HOLEHOLE/PTH/R6D3.5
1
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ApprovedAuthor Change Note DateVersion
V1.0 201708 Charlie First edition
Change List
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 2 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 2 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 2 26
V1.2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
RK3399 POWER DIAGRAM
VCC5V0_USB 5.1V
VCC_1V8
PMIC RK808 LDO8300mA,1.8-3.4VTBD uA shutdown
VCC_3V0
VCC_1V5VDDPST of APIO2/APIO4150mA,0.8-2.5V
TBD uA shutdownS0/OFF/OFF
PMIC RK808 LDO6
PMIC RK808 BUCK42A,1.8-3.3VTBD uA shutdown
VDD_CENTERS0/OFF/OFFVDD of SOC center
PMIC RK808 VSW15A,200mohmTBD uA shutdown
VCC12V_DCIN DCAdapter
12V
PMIC RK808 BUCK15A,0.7-1.5VTBD uA shutdown
S0/OFF/OFFVDD of APIO2/APIO4/PMUIO2
5A,0.7-1.5VTBD uA shutdown
PMIC RK808 BUCK21480mA/TBD/TBDS0/OFF/OFFVDD of Quard-A53
VDD_CPU_L
VDDQ of DDR
S0/S3/OFFVDD of DDR CTRL
VDDCA/VDD2 of DDR S0/S3/OFFVCC_DDR
S0/S3/OFF
PMIC RK808 BUCK32.5A,1.0-1.8VTBD uA shutdown
S0/S3/OFF 234mA/<4mA/TBDVDD of EMMC CRTL,VDDQ of EMMC FLASH IO
VCC1V8_EMMC
S0/S3/OFFVDDIO of WIFI+BT moduleVCC1V8_WIFI
10.6mA/4.25mA/TBD
VDDIO/VDDPST of GPIO S0/S3/OFFVCC1V8_IO
VDD1 of LPDDR3 S0/S3/OFF 49.7mA/940uA/TBD uAVCC1V8_DDR
20mA/0.3mA/TBD
PMIC RK808 LDO3100mA,0.8-2.5VTBD uA shutdown
VCCA_1V8
VDD of PMU PLL
VCC1V8_PMUIO1VDDIO/VDDPST of PMUIO1
S0/S3/OFF
S0/S3/OFF 5mA/133uA/TBDVCC1V8_PMUPLL
9.6mA/1.01mA/TBD
S0/S3/OFFVCC1V8_PLL
AVDD of PLL 18mA/0.3uA/TBD
AVDD of USB phy S0/S3/OFF 10.1mA/1.79mA/TBDVCC1V8_USB
AVDD of SARADC S0/S3/OFFVCC1V8_ADC
VCC1V8_PCIEAVDD of PCIE phy S0/S3/OFF
150mA,1.8-3.4VTBD uA shutdown
PMIC RK808 LDO1
PMIC RK808 LDO2150mA,1.8-3.4VTBD uA shutdown
VCCA1V8_HDMIAVDD of HDMI/MIPI TX phy S0/OFF/OFF 11.7mA/TBD/TBD
150mA,1.8-3.4VTBD uA shutdown
VCC_SDIOS0/OFF/OFF
PMIC RK808 LDO4VDDIO of SDMMC0
300mA,1.8-3.4VTBD uA shutdown
PMIC RK808 LDO5
300mA,0.8-2.5VTBD uA shutdown
PMIC RK808 LDO7 VCCA0V9_HDMI20.5mA/TBD/TBDS0/OFF/OFFAVDD of HDMI/MIPI TX phy
VCC3V3_S0PMIC RK808 VSW25A,200mohmTBD uA shutdown
5V/1A,80mR0.1uA shutdown
SYR837PKCSwitch
5V/1A,80mR0.1uA shutdown
SYR838PKCSwitch
S0/OFF/OFFVDD_CPU_B
4140mA/TBD/TBDVDD of Dual-A72
3880mA/TBD/TBDS0/OFF/OFFVDD of Mali-T864VDD_GPU
2A,<1uA shutdown
SY8089AAACBUCK,PWM S0/S3/OFF
VDD_LOGVDD of SOC Logic 390mA/7.5mA/TBD
VCC_1V8
2A,<1uA shutdown
SY8089AAACBUCK,PWM
PMIC_EXT_EN
RT9013-30BLDO3.0V/500mA<1uA shutdown
S0/OFF/OFFSDMMC0_PWR_H
VCC3V0_SDSD/TF Card
0.9V/500mA<1uA shutdown
TT2102 ADJLDO
VCC_0V9
VCC3V3_SYS
S0/S3/OFFAVDD of PLLVCC0V9_PLL
13.4mA/108uA/TBDVCC0V9_PMUPLL
12.3mA/160uA/TBDS0/S3/OFFVDD of PMU PLL
13.4mA/18uA/TBDS0/S3/OFFAVDD of DDR CTRLVCC0V9_DDRPLL
S0/S3/OFFVCC0V9_EMMC
VDD of EMMC CTRL CORE DLL
AVDD of USB phy S0/S3/OFFVCC0V9_USB
AVDD of PCIE phy S0/S3/OFFVCC0V9_PCIE
20.6mA/2.54mA/TBD
S0/S3/OFFCORE VCC of EMMC FLASHVCC3V3_EMMC
200mA/0.24mA/TBDVCC3V3_WL
VCC of WIFI module S0/OFF/OFFVCC3V3_WLIN
VBAT of WIFI+BT module S0/S3/OFF
S0/S3/OFFVCC of SPDIF Driver IC
VCC of PCIE Device S0/OFF/OFFVCC3V3_PCIE
EFUSE_VQPS_EN_H
VCC_EFUSEVCC of EFUSE 1.7mA/TBD/TBDUser/OFF/OFF
RT9013-18BLDO1.8V/500mA<1uA shutdown
S0/S3/OFF 1.2mA/1.2mA/TBDWork LEDVCC3V3_LED
S0/S3/OFFVCC3V3_USB
AVDD of USB phy 17.7mA/0.25mA/TBD
S0/S3/OFFVCC3V3_CC
VCC of FUSB302
VCC3V3_SYS
VCC of PMIC RTC
S0/S3/S5VCC_RTC
VCC_BAT3.3V
VCC_1V8
VCC_1V8
3.4mA/TBD/TBD
TBD/TBD/TBD
17.4mA/TBD/TBD
864mA/12.1mA/TBD
1050mA/TBD/TBD
1240mA/3.5mA/TBD
1110mA/23mA/TBD 2440mA/48mA/TBD
3.4mA/<3mA/TBD
8.6mA/<0.3mA/TBD
7.6mA/TBD/30uA
6.3mA/TBD/TBD
5mA/<1mA/TBD
3.3mA/<1mA/TBD
13.5mA/TBD/TBD
TBD/TBD/TBD
VCC5V0_SYS 5.0V
VBUS_TYPEC
VCC5V0_TYPEC0_EN5V/1A,80mR0.1uA shutdown
SY6280AACSwitch VBUS
USB 3.0 Type-C0 port
VCC5V0_HOST0SY6280AACSwitch
VCC5V0_HOST_EN5V/1A,80mR0.1uA shutdown
VBUSUSB 2.0 A port
VCC5V0_HOST1SY6280AACSwitch
VCC5V0_HOST_EN5V/1A,80mR0.1uA shutdown
VBUSUSB 2.0 A port
FUSB302TYPE C VCONNCC 300mA/1uA
VCC5V0_HOST2SY6280AACSwitch
VCC5V0_HOST_EN5V/1A,80mR0.1uA shutdown
VBUSUSB 3.0 A port
3A,<5uA shutdown
SY8113BBUCK,PWM
EN always ON
3A,<5uA shutdown
SY8113BBUCK,PWM
EN always ON
VCC5V0_USB 5.1V
B5819WSVCC5V0_HDMI
VCC of HDMI Device
VCC3V3_SPDIF
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 3 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 3 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 3 26
V1.2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Port Pin name Domain Bus namePull-upvoltage Slave Device
I2C0
I2C1
I2C2
I2C3
I2C4
GPIO1_B7/SPI3_RXD/I2C0_SDA
GPIO1_C0/SPI3_TXD/I2C0_SCL
PMUIO2 I2C_SDA_PMIC
I2C_SCL_PMIC
VCC_1V8
GPIO1_B3/I2C4_SDA
GPIO1_B4/I2C4_SCL
PMUIO2 VCC_1V8I2C_SDA_MEMS
I2C_SCL_MEMS
VCC_1V8
I2C_SCL_HDMI
I2C_SDA_HDMI VCC_3V0GPIO4_C0/I2C3_SDA/UART2B_RX
GPIO4_C1/I2C3_SCL/UART2B_TX
GPIO4_A2/I2C1_SCL
GPIO4_A1/I2C1_SDA APIO5
APIO4
GPIO2_A0/VOP_D0/CIF_D0/I2C2_SDA
GPIO2_A1/VOP_D1/CIF_D1/I2C2_SCL
APIO2
Slave Addr(MS 7Bits) Note
Slave BusCapability
I2C MAP
Rockchip RK808 0x1b PMIC
SYR837PKC
SYR838PKC
Fairchild FUSB302B 0x44,0x46 USB-TypeC Mux 100kHz,400KHz,1MHz
I2C5
GPIO3_B3/MAC_CLK/I2C5_SCL
GPIO3_B2/MAC_RXER/I2C5_SDA APIO1 Other pin function
I2C6 GPIO2_B1/SPI2_RXD/CIF_HREF/I2C6_SDA
GPIO2_B2/SPI2_TXD/CIF_CLKIN/I2C6_SCL
APIO2
I2C7 GPIO2_A7/VOP_D7/CIF_D7/I2C7_SDA
GPIO2_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL
APIO2
100kHz,400KHz
0x40
0x41
DC-DC BUCK
DC-DC BUCK
100kHz,400KHz,3.4MHz
100kHz,400KHz,3.4MHz
Low Speed CONNECTOR
Low Speed CONNECTOR
High Speed CONNECTOR
High Speed CONNECTOR
VCC_1V8
VCC_1V8
VCC_1V8
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 4 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 4 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 4 26
V1.2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PMUIO1Part C
PMUIO2Part E
Part I APIO1
Part L APIO2
Part G APIO3
APIO4Part K
Part J APIO5
Part F SDMMC0
pmuio1_gpio0ab
pmu1830_gpio1abcd
gmac_gpio3abc
bt656_gpio2ab
wifi/bt_gpio2cd
gpio1830_gpio4cd
audio_gpio3d_gpio4a
sdmmc_gpio4b
1.8V only
1.8V(Default)3.0V
1.8V(Default)3.0V
3.3V only
1.8V only
1.8V3.0V(Default)
1.8V(Default)3.0V
1.8V3.0V(Default)
RK808-D VLDO3VCCA_1V8
RK808-D Buck4VCC_1V8
VCC_1V8 RK808-D Buck4
VCC3V3_SYS
VCC_1V8 RK808-D Buck4
VCC_3V0 RK808-D VLDO8
VCC_1V5 RK808-D VLDO6
VCC_1V8 RK808-D Buck4
VCC_SDIO RK808-D VLDO4
Power supply Power sourcePart Port Pin name in datasheetDomain I/O type
Power Domain Map
VCC_1V8 RK808-D VLDO3
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 5 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 5 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 5 26
V1.2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
I>4A
I>4A
I>2A
I>1.5A
I>1A
Close to SOC
Close to SOC
Close to SOC
Close to SOC
Close to SOC
Note:Power filter CAP please place back of SOC or close to SOC
VDD_GPU
VDD_CPU_L
VDD_LOG
VDD_CPU_L VDD_CPU_B
VDD_GPU
VDD_LOG
VDD_CPU_B
VDD_CENTER
VDD_CENTER
VDD_GPU_FB [17]
VDD_CPU_B_FB [17]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 6 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 6 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 6 26
V1.2
C104122uFC0603X5R6_3V
12
C100522uFC0603X5R6_3V
12
C10421uFC0402X5R10V
12
C1035100nFC0201X5R10V
12
C10491nFC0201X5R25V
12
C100010uFC0402X5R4V
12
C1045100nFC0201X5R10V
12
C101422uFC0603X5R6_3V
12
C100410uFC0402X5R4V
12
C105422uFC0603X5R6_3V
12
C1043100nFC0201X5R10V
12
C1037100nFC0201X5R10V
12
C10381nFC0201X5R25V
12
U1000WRK3399
BIGCPU_VDD_6M21
BIGCPU_VDD_7M22
BIGCPU_VDD_8L18
BIGCPU_VDD_9N22
BIGCPU_VDD_10N20
BIGCPU_VDD_11L23
BIGCPU_VDD_COMN18
LITCPU_VDD_1P20
LITCPU_VDD_2R19
LITCPU_VDD_3R20
LITCPU_VDD_4P22
LITCPU_VDD_5T22
LITCPU_VDD_6T20
LITCPU_VDD_7R22
CENTERLOGIC_VDD_1M11
CENTERLOGIC_VDD_2M12
CENTERLOGIC_VDD_3M13
CENTERLOGIC_VDD_4M14
CENTERLOGIC_VDD_5M15
CENTERLOGIC_VDD_6N11
CENTERLOGIC_VDD_7N12
CENTERLOGIC_VDD_8P13
CENTERLOGIC_VDD_9P14
CENTERLOGIC_VDD_10P15
GPU_VDD_1W11
GPU_VDD_2W12
GPU_VDD_3W14
GPU_VDD_4V15
GPU_VDD_5V14
GPU_VDD_6V13
GPU_VDD_7U13
GPU_VDD_8R11
GPU_VDD_9R12
GPU_VDD_10T11
GPU_VDD_11T12
GPU_VDD_12T13
GPU_VDD_13R13
GPU_VDD_14T14
GPU_VDD_15V11
GPU_VDD_16V12
GPU_VDD_17V16
GPU_VDD_18W16
GPU_VDD_19W15
GPU_VDD_20W10
GPU_VDD_COMT15
BIGCPU_VDD_1L19
BIGCPU_VDD_2L21
BIGCPU_VDD_3M18
BIGCPU_VDD_4M19
BIGCPU_VDD_5M20
LOGIC_VDD_1V22
LOGIC_VDD_2V21
LOGIC_VDD_3V20
LOGIC_VDD_4V19
LOGIC_VDD_5V18
LOGIC_VDD_6W20
LOGIC_VDD_7U18
LOGIC_VDD_8U17
LOGIC_VDD_9M17
LOGIC_VDD_10L17
LOGIC_VDD_11T17
LOGIC_VDD_12U20
BIGCPU_VDD_12K19
BIGCPU_VDD_13K21
C1027100nFC0201X5R10V
12
C104022uFC0603X5R6_3V
12
C10201nFC0201X5R25V
12
C105022uFC0603X5R6_3V
12
C1029100nFC0201X5R10V
12
C1047100nFC0201X5R10V
12
C1008100nFC0201X5R10V
12
C100310uFC0402X5R4V
12
C1009100nFC0201X5R10V
12
C102222uFC0603X5R6_3V
12
C1010100nFC0201X5R10V
12
C10121nFC0201X5R25V
12
C10151uFC0402X5R10V
12
C100110uFC0402X5R4V
12
C1034100nFC0201X5R10V
12
C105122uFC0603X5R6_3V
12
C1011100nFC0201X5R10V
12
C103922uFC0603X5R6_3V
12
C100610uFC0402X5R4V
12
C1025100nFC0201X5R10V
12
C10241uFC0402X5R10V
12
C1016100nFC0201X5R10V
12
C1046100nFC0201X5R10V
12
C10301nFC0201X5R25V
12
C1026100nFC0201X5R10V
12
U1000XRK3399
AVSS_1Y23
AVSS_2AF23
AVSS_3AF24
AVSS_4AA23
AVSS_5AB23
AVSS_6AA26
AVSS_7AA29
AVSS_8AB11
AVSS_9AB13
AVSS_10AC15
AVSS_11AD13
AVSS_12AB10
AVSS_13AA11
AVSS_14AC26
AVSS_15AC29
AVSS_16AD17
AVSS_17AA12
AVSS_18AC16
AVSS_19AC23
AVSS_20AD29
AVSS_21AE11
AVSS_22AE12
AVSS_23AE14
AVSS_24AE17
AVSS_25AE27
AVSS_26AA14
AVSS_27AF17
AVSS_28AF29
AVSS_29AG29
AVSS_30AH29
AVSS_31AJ6
AVSS_32AJ8
AVSS_33AJ9
AVSS_34AJ11
AVSS_35AJ12
AVSS_36AJ14
AVSS_37AJ15
AVSS_38AJ17
AVSS_39AJ18
AVSS_40AD26
AVSS_41AB16
AVSS_42AB15
AVSS_43AC17
AVSS_44AC11
AVSS_45AC13
AVSS_46W23
AVSS_47AJ29
AVSS_49U23
AVSS_50V23
VS
S_1
A1
VS
S_2
A27
VS
S_3
A31
VS
S_4
AA
3
VS
S_5
AA
5
VS
S_6
AA
9
VS
S_7
AF
18
VS
S_8
Y3
VS
S_9
AB
9
VS
S_10
AF
20
VS
S_11
AD
22
VS
S_12
AC
22
VS
S_13
AC
20
VS
S_14
AE
23
VS
S_15
Y10
VS
S_16
AC
3
VS
S_17
AD
3
VS
S_18
AD
5
VS
S_19
AD
10
VS
S_20
AF
9
VS
S_21
AG
2
VS
S_22
AJ5
VS
S_23
AL1
VS
S_24
B5
VS
S_25
C8
VS
S_26
C9
VS
S_27
C11
VS
S_28
C12
VS
S_29
C14
VS
S_30
C15
VS
S_31
C17
VS
S_32
C18
VS
S_33
C20
VS
S_34
C21
VS
S_35
C23
VS
S_36
C24
VS
S_37
C26
VS
S_38
D5
VS
S_39
E2
VS
S_40
E4
VS
S_41
E7
VS
S_42
E12
VS
S_43
E15
VS
S_44
E18
VS
S_45
E21
VS
S_46
E24
VS
S_47
E31
VS
S_48
F8
VS
S_49
F15
VS
S_50
F18
VS
S_51
F20
VS
S_52
F21
VS
S_53
G5
VS
S_54
G9
VS
S_55
G18
VS
S_56
G27
VS
S_57
H3
VS
S_58
H9
VS
S_59
H10
VS
S_60
H11
VS
S_61
H12
VS
S_62
H13
VS
S_63
H15
VS
S_64
H16
VS
S_65
H17
VS
S_66
H18
VS
S_67
H26
VS
S_68
J3
VS
S_69
J6
VS
S_70
J7
VS
S_71
J8
VS
S_72
J9
VS
S_73
J10
VS
S_74
K8
VS
S_75
K9
VS
S_76
K10
VS
S_77
K12
VS
S_78
K14
VS
S_79
K16
VS
S_80
K18
VS
S_81
W21
VS
S_82
K20
VS
S_83
N19
VS
S_84
K22
VS
S_85
L3
VS
S_86
L6
VS
S_87
L8
VS
S_88
L11
VS
S_89
L12
VS
S_90
L13
VS
S_91
L14
VS
S_92
L15
VS
S_93
L16
VS
S_94
N17
VS
S_95
Y17
VS
S_96
L20
VS
S_97
L22
VS
S_98
N21
VS
S_99
L27
VS
S_100
M3
VS
S_101
M8
VS
S_102
M10
VS
S_103
M16
VS
S_104
M23
VS
S_105
N8
VS
S_106
P11
VS
S_107
P12
VS
S_108
N13
VS
S_109
N14
VS
S_110
N15
VS
S_111
N16
VS
S_112
P3
VS
S_113
P6
VS
S_114
P7
VS
S_115
P8
VS
S_116
P10
VS
S_117
P16
VS
S_118
Y16
VS
S_119
P19
VS
S_120
R21
VSS_121P21
VSS_122T19
VSS_123R3
VSS_124R5
VSS_125R6
VSS_126U11
VSS_127U12
VSS_128W13
VSS_129R14
VSS_130R15
VSS_131R16
VSS_132AC21
VSS_133R23
VSS_134T8
VSS_135T10
VSS_136Y12
VSS_137U14
VSS_138T16
VSS_139T21
VSS_140AB19
VSS_141U3
VSS_142U8
VSS_143U15
VSS_144U16
VSS_145AC18
VSS_146U19
VSS_147U21
VSS_148V17
VSS_149U22
VSS_150U29
VSS_151V3
VSS_152V5
VSS_153V8
VSS_154V10
VSS_155Y11
VSS_156Y14
VSS_157Y15
VSS_158W22
VSS_159W17
VSS_160W30
VSS_161W8
VSS_162W9
VSS_163AD21
VSS_164Y13
VSS_165R18
VSS_166Y9
VSS_167W19
VSS_168T18
AVSS_51AC25
AVSS_52AB17
AVSS_53AA15
VSS_179AA10
VSS_177AA13
VSS_171AJ28VSS_170Y20VSS_169W18
VSS_172AJ21
VSS_173AJ23
VSS_174AJ24
VSS_175AJ26
VSS_176AJ27
VSS_178AL31
VSS_180AJ20
C1019100nFC0201X5R10V
12
C10071uFC0402X5R10V
12
C105222uFC0603X5R6_3V
12
C102322uFC0603X5R6_3V
12
C103210uFC0402X5R4V
12
C102122uFC0603X5R6_3V
12
C100210uFC0402X5R4V
12
C1028100nFC0201X5R10V
12
C1018100nFC0201X5R10V
12
C10331uFC0402X5R10V
12
C1048100nFC0201X5R10V
12
C105322uFC0603X5R6_3V
12
C103122uFC0603X5R6_3V
12
C1036100nFC0201X5R10V
12
C1044100nFC0201X5R10V
12
C1017100nFC0201X5R10V
12
C101322uFC0603X5R6_3V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Note:RK3399 part C is 1.8V Only
VCC_0V9
VCCA_1V8
VCC1V8_EFUSE VCCA_1V8
VCCA_1V8VCC_0V9
VCC1V8_EFUSE
VCC_0V9
VCCA_1V8
RESET_L[17,26]
SDMMC0_DET_L [23]
RTC_CLKO_SOC [17]
WIFI_HOST_WAKE_L [22]BT_HOST_WAKE_L [22]PWR_KEY_L [17]
BT_REG_ON_H [22]WIFI_REG_ON_H [22]
SDMMC0_PWR_H [17]
GPIO0_A6 [26]
GPIO0_A2 [26]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 7 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 7 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 7 26
V1.2
C1108100nFC0201X5R10V
12
R11011MR04025%
12
C1101 DNPC0402
1 2
TP1100
C1107100nFC0201X5R10V
12
C1105100nFC0201X5R10V
12
R110322RR04025%
1 2
R1102 100K R04025% DNP1 2
C1102 12pFC0402 C0G 50V
1 2
C1103 12pFC0402 C0G 50V
1 2
Y110024MHzCRY4_3R20X2R50X0R80
XIN1
GND12
XOUT3
GND24
C1109100nFC0201X5R10V
12
C1104100nFC0201X5R10V
12
U1000CRK3399
XOUT_OSCY30
XIN_OSCY31
GPIO0_A0/TEST_CLKOUT0/CLK32K_IN_uU31
GPIO0_A1/DDRIO_PWROFF/TCPD_CCDB_EN_uR29
GPIO0_A2/WIFI_26MHz_dN24
GPIO0_A4/SDIO0_INTn_dAA25GPIO0_A3/SDIO0_WRPT_dV31
GPIO0_A5/EMMC_PWRON_uV27
GPIO0_B4/TCPD_VBUS_BDIS_dV26GPIO0_B3_dU30GPIO0_B2_dW31GPIO0_B1/PMUIO2_VOLSEL_dV30GPIO0_B0/SDMMC0_WRPT/TEST_CLKOUT2_uU28
GPIO0_B5/TCPD_VBUS_FDIS/TCPD_VBUS_SOURCE3_dP24
GPIO0_A7/SDMMC0_DET_uV28GPIO0_A6/PWM3A_IR_dP25
PLL_AVSSP17
EFUSE_VQPSAD23
nPOR_uT30
PMUIO1_VDD_1V8R24
PMU_VDD_0V9T24
PMU_VDD_1V8U25
PLL_AVDD_0V9R17
PLL_AVDD_1V8P18
AVSS_48Y29
TP1101
C11061uFC0402X5R10V
12
C1100 100nFC0201 X5R 10V
1 2
R11041KR04025%
12
R1100 0R R0402 5%1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR FILTER DDR FILTERNote:R1202 cannot be deleted Note:R1203 cannot be deleted
VCC_DDR
VCC_DDR VCC_DDR
VCC_DDR
VCC_0V9
VCC_0V9VCC_DDR0_CLK
VCC_0V9VCC_DDR1_CLK
VCC_DDR VCC_DDR0_CLKVCC_DDR VCC_DDR1_CLK
VCC_0V9
DDR1_D6[20]DDR1_D5[20]DDR1_D4[20]DDR1_D3[20]DDR1_D2[20]DDR1_D1[20]DDR1_D0[20]
DDR1_D31[20]DDR1_D30[20]DDR1_D29[20]DDR1_D28[20]
DDR1_D26[20]DDR1_D27[20]
DDR1_D25[20]DDR1_D24[20]DDR1_D23[20]DDR1_D22[20]DDR1_D21[20]DDR1_D20[20]DDR1_D19[20]DDR1_D18[20]DDR1_D17[20]DDR1_D16[20]DDR1_D15[20]DDR1_D14[20]DDR1_D13[20]DDR1_D12[20]DDR1_D11[20]DDR1_D10[20]
DDR1_D9[20]DDR1_D8[20]DDR1_D7[20]
DDR1_DM0[20]DDR1_DM1[20]DDR1_DM2[20]DDR1_DM3[20]
DDR1_DQS3M[20]DDR1_DQS3P[20]DDR1_DQS2M[20]DDR1_DQS2P[20]DDR1_DQS1M[20]DDR1_DQS1P[20]DDR1_DQS0M[20]DDR1_DQS0P[20]
DDR0_DQS3M[20]DDR0_DQS3P[20]DDR0_DQS2M[20]DDR0_DQS2P[20]DDR0_DQS1M[20]DDR0_DQS1P[20]DDR0_DQS0M[20]DDR0_DQS0P[20]
DDR0_D6[20]DDR0_D5[20]DDR0_D4[20]DDR0_D3[20]DDR0_D2[20]DDR0_D1[20]DDR0_D0[20]
DDR0_D31[20]DDR0_D30[20]DDR0_D29[20]DDR0_D28[20]
DDR0_D26[20]DDR0_D27[20]
DDR0_D25[20]DDR0_D24[20]DDR0_D23[20]DDR0_D22[20]DDR0_D21[20]DDR0_D20[20]DDR0_D19[20]DDR0_D18[20]DDR0_D17[20]DDR0_D16[20]DDR0_D15[20]DDR0_D14[20]DDR0_D13[20]DDR0_D12[20]DDR0_D11[20]DDR0_D10[20]
DDR0_D9[20]DDR0_D8[20]DDR0_D7[20]
DDR0_DM0[20]DDR0_DM1[20]DDR0_DM2[20]DDR0_DM3[20]
DDR1_A0 [20]
DDR1_A3 [20]DDR1_A2 [20]DDR1_A1 [20]
DDR1_A4 [20]
DDR1_A6 [20]DDR1_A5 [20]
DDR1_A7 [20]DDR1_A8 [20]DDR1_A9 [20]
DDR1_CLK [20]DDR1_CLKN [20]
DDR1_CKE0 [20]DDR1_CKE1 [20]
DDR1_CS0N [20]DDR1_CS1N [20]
DDR1_ODT0 [20]
DDR0_A0 [20]DDR0_A1 [20]DDR0_A2 [20]DDR0_A3 [20]DDR0_A4 [20]DDR0_A5 [20]DDR0_A6 [20]DDR0_A7 [20]DDR0_A8 [20]DDR0_A9 [20]
DDR0_CLK [20]DDR0_CLKN [20]
DDR0_CS0N [20]DDR0_CS1N [20]
DDR0_CKE0 [20]DDR0_CKE1 [20]
DDR0_ODT0 [20]
DDR1_A10DDR1_A11DDR1_A12DDR1_A13DDR1_A14DDR1_A15
DDR0_A10DDR0_A11DDR0_A12DDR0_A13DDR0_A14DDR0_A15
DDR1_BA0DDR1_BA1DDR1_BA2
DDR1_CASNDDR1_RASNDDR1_WEN
DDR0_BA0DDR0_BA1DDR0_BA2
DDR0_CASNDDR0_RASNDDR0_WEN
DDR1_RST DDR0_RST
DDR1_ODT1 DDR0_ODT1
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 8 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 8 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 8 26
V1.2
C1215100nFC0201X5R10V
12
C120110uFC0402X5R4V
12
C1206100nFC0201X5R10V
12
C120922uFC0603X5R6_3V
12
R1200240RR04021%
12
C1221100nFC0201X5R10V
12
C1218100nFC0201X5R10V
12
C120022uFC0603X5R6_3V
12
C1214100nFC0201X5R10V
12
C121010uFC0402X5R4V
12
C1223100nFC0201X5R10V
12
C1222100nFC0201X5R10V
12
C1207100nFC0201X5R10V
12
C12111uFC0402X5R10V
12
C1219100nFC0201X5R10V
12
C1208100nFC0201X5R10V
12
C1204100nFC0201X5R10V
12
C1216100nFC0201X5R10V
12
C12021uFC0402X5R10V
12
C1217100nFC0201X5R10V
12
C1203100nFC0201X5R10V
12
C1213100nFC0201X5R10V
12
C1205100nFC0201X5R10V
12
U1000ARK3399
DDR1_CSn1A2
DDR1_A10A4
DDR1_A7A7DDR1_A6B7
DDR1_A4B8DDR1_A3A9
DDR1_A0B10
DDR1_DQ18A20 DDR1_DQ17B19
DDR1_DQ20A21
DDR1_DQ23A22
DDR1_DQ1A15
DDR1_DQ3A16
DDR1_DQ5A17
DDR1_DQ6A18
DDR1_DQ10A11 DDR1_DQ9B12
DDR1_DQ11B13
DDR1_DQ14A14
DDR1_DQ24A23
DDR1_DQ27A25
DDR1_DQ30B25 DDR1_DQ29A26
DDR1_BA0B2
DDR1_A11C5
DDR1_A8B6
DDR1_A5A8
DDR1_CSn0F12
DDR1_A2B9DDR1_A1A10
DDR1_DQ21B21
DDR1_DQ16A19
DDR1_DQ19B20
DDR1_DQ22B22
DDR1_DQ0B15
DDR1_DQ2B16
DDR1_DQ8B11
DDR1_DQ15B14
DDR1_DQ25B23
DDR1_A9A6
DDR1_BA1D6
DDR1_DM2E20
DDR1_DM0E17
DDR1_DM1E14
DDR1_DM3E23
DDR1_A12A3
DDR1_CLK0ND8DDR1_CLK0PD9
DDR1_DQS2ND20 DDR1_DQS2PD21
DDR1_A13B4
DDR1_A14C4
DDR1_CASnF9
DDR1_BA2D12
DDR1_A15G8
DDR1_RASnC6
DDR1_WEnF7
DDR1_CLK_VDDG12
DDR1_RESETG11
DDR1_PZQG15
DDR1PLL_AVDD_0V9H14
DDR1_DQ26A24
DDR1_DQ28B24
DDR1_DQ13A13 DDR1_DQ12A12
DDR1_DQ7B18
DDR1_DQ4B17
DDR1_DQ31B26
DDR1_DQS0ND17 DDR1_DQS0PD18
DDR1_DQS1ND14 DDR1_DQS1PD15
DDR1_DQS3ND23 DDR1_DQS3PD24
DDR1_CKE0A5
DDR1_CKE1E6
DDR1_ODT1E11DDR1_ODT0D11
DDR1_CLK1PE9
DDR1_CLK1NE8
DDR1_CSn2F11
DDR1_CSn3B3
DDR1_ATB0F17
DDR1_ATB1G17
DDR1_PLL_TESTOUT_NG14 DDR1_PLL_TESTOUT_PF14
DDR1_VDD_1J11
DDR1_VDD_2J12
DDR1_VDD_3J13
DDR1_VDD_6J16
DDR1_VDD_4J14
DDR1_VDD_5J15
DDR1_VDD_7J17
DDR1_VDD_8J18
DDR1_VDD_9K11
DDR1_VDD_10K13
DDR1_VDD_11K15
DDR1_VDD_12K17
C1212100nFC0201X5R10V
12
R1201240RR04021%
12
C1220100nFC0201X5R10V
12
R1203
0RR0402
5%1 2
R1202
0RR0402
5%1 2
U1000BRK3399
DDR0_DQ0AB2
DDR0_DQ1AB1
DDR0_DQ2AA2
DDR0_DQ3AA1
DDR0_DQ4Y2
DDR0_DQ5Y1
DDR0_DQ6W1
DDR0_DQ7W2
DDR0_DQ8AF2
DDR0_DQ9AE2
DDR0_DQ10AF1
DDR0_DQ11AD2
DDR0_DQ12AE1
DDR0_DQ13AD1
DDR0_DQ14AC1
DDR0_DQ15AC2
DDR0_DQ16V1
DDR0_DQ17V2
DDR0_DQ18U1
DDR0_DQ19U2
DDR0_DQ20T1
DDR0_DQ21T2
DDR0_DQ22R2
DDR0_DQ23R1
DDR0_DQ24P1
DDR0_DQ25P2
DDR0_DQ26N1
DDR0_DQ27M1
DDR0_DQ28N2
DDR0_DQ29L1
DDR0_DQ30M2
DDR0_DQ31L2
DDR0_CLK0PH4
DDR0_CLK0NJ4
DDR0_DQS0PY4
DDR0_DQS0NAA4
DDR0_DQS1PAC4
DDR0_DQS1NAD4
DDR0_DQS2PU4
DDR0_DQS2NV4
DDR0_DQS3PP4
DDR0_DQS3NR4
DDR0_CSn0M6
DDR0_CSn1B1
DDR0_CKE0E1
DDR0_CKE1F5
DDR0_BA0C3
DDR0_BA1F4
DDR0_BA2M4
DDR0_DM0Y5
DDR0_DM1AC5
DDR0_DM2U5
DDR0_DM3P5
DDR0_CASnH6
DDR0_RASnF3
DDR0_A0F2
DDR0_A1F1
DDR0_A2G1
DDR0_A3G2
DDR0_A4H2
DDR0_A5H1
DDR0_A6J1
DDR0_A7J2
DDR0_A8K2
DDR0_A9K1
DDR0_A10D1
DDR0_A11E3
DDR0_A12C1
DDR0_A13D2
DDR0_A14D3
DDR0_A15H7
DDR0_RESETL7
DDR0_WEnG6
DDR0_PZQR7
DDR0PLL_AVDD_0V9R8
DDR0_CLK_VDDM7
DDR0_ODT0L4
DDR0_ODT1L5
DDR0_ATB0U6
DDR0_ATB1U7
DDR0_CLK1PH5
DDR0_CLK1NJ5
DDR0_CSn2M5
DDR0_CSn3C2
DDR0_PLL_TESTOUT_NV7 DDR0_PLL_TESTOUT_PV6
DDR0_VDD_1L9
DDR0_VDD_2L10
DDR0_VDD_3M9
DDR0_VDD_4N9
DDR0_VDD_5N10
DDR0_VDD_6P9
DDR0_VDD_7R9
DDR0_VDD_8R10
DDR0_VDD_9T9
DDR0_VDD_10U9
DDR0_VDD_11U10
DDR0_VDD_12V9
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
内内内内 内内 。
EMMC design rule:1 . D a t a [ 0 : 7 ]、c m d、 s t r o be走走走为 走走，并并走走并并走并并， 走 内 组 组组 组 为 +/-100 mil；2 . C l k需组需需走走并并 并需需 ， 与 d at a间间延说延 延 20p s；3.Max trace length < 3.93 inchs；4.Trace impedance 50ohm+/-10%；5 . 与与与与与间与与 与 3W原 原 ；6.R1300靠靠 SOC放放 ；
SDMMC design rule:1.Data[0:3]、cmd走走走为 走 走 ，并并走走并并走并并， 走 内 组 组组 组 为 +/-100 mil；2 . C l k需组需需走走并并 并需需 ， 与 d at a间间延说延 延 20p s ； ；4.Max trace length < 3.93 inchs；5.Trace impedance 50ohm+/-10%；6 . 与与与与与间与与 与 3W原 原 ；
SDMMC0_CMD
SDMMC0_D1SDMMC0_D0
SDMMC0_CLK
EMMC_CMD
EMMC_D0
EMMC_D7EMMC_D6EMMC_D5EMMC_D4EMMC_D3EMMC_D2EMMC_D1
EMMC_STRB
SDMMC0_D2SDMMC0_D3
EMMC_CLKO
VCC_1V8
VCC_1V8
VCC_SDIO
VCC_0V9
VCC_0V9
SDMMC0_VDDPST
SDMMC0_D2 [23]SDMMC0_D3 [23]SDMMC0_CMD [23]SDMMC0_CLK [23]
SDMMC0_D0 [23]SDMMC0_D1 [23]
EMMC_CMD [21]EMMC_CLKO [21]
EMMC_D0 [21]EMMC_D1 [21]EMMC_D2 [21]EMMC_D3 [21]EMMC_D4 [21]EMMC_D5 [21]EMMC_D6 [21]EMMC_D7 [21]
EMMC_STRB [21]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 9 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 9 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 9 26
V1.2
C1302100nFC0201X5R10V
1 2
C1300100nFC0201X5R10V
12
R1301 10K R04021%1 2
U1000HRK3399
EMMC_STRBK31
EMMC_CLKL28
EMMC_CMDJ31
EMMC_D0J28
EMMC_D1J29
EMMC_D2J30
EMMC_D3J25
EMMC_D4J26
EMMC_D5J27
EMMC_D6L31
EMMC_D7K30
EMMC_VDD_1V8K24
EMMC_CALIOL29
EMMC_TPL30
EMMC_COREDLL_0V9L24
R1300 22R R04025%1 2
C1303100nFC0201X5R10V
12
U1000FRK3399
GPIO4_B0/SDMMC0_D0/UART2A_RX_uY27
GPIO4_B1/SDMMC0_D1/UART2A_TX_uY26
GPIO4_B2/SDMMC0_D2/APJTAG_TCK_uY28
GPIO4_B3/SDMMC0_D3/APJTAG_TMS_uU27
GPIO4_B4/SDMMC0_CLKOUT/MUCJTAG_TCK_dV29
GPIO4_B5/SDMMC0_CMD/MCUJTAG_TMS_uV25
SDMMC0_VDDT23
SDMMC0_VDDPSTU26
C1301100nFC0201X5R10V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
USB2.0 USB3.0
USB2.0 design rule:1.Max intra-pair skew < 4 ps；2.Max trace length < 6 inchs；3.Max allowed via < 6；4.Trace impedance 90ohm+/-10%；5 . 与与与与与间与与 与 3W原 原 ；
USB3.0 design rule:1.Max intra-pair skew < 4 ps；2.Max length skew between TX and RX < 1.6 ns；3.Max trace length < 6 inchs；4.Max allowed via < 4；5.Trace impedance 90ohm+/-10%；6 . 与与与与与间与与 与 3W原 原 ；
DP design rule:1.Max intra-pair skew < 4 ps；2.Max trace length < 6 inchs；3.Max allowed via < 4；4.Trace impedance 90ohm+/-10%；5 . 与与与与与间与与 与 3W原 原 ；
TYPEC0_ID
VCC3V3_SYSVCC_0V9
VCC3V3_SYS
VCC3V3_SYS
VCC3V3_SYS
VCC3V3_SYS
VCC_0V9
VCCA_1V8
VCC_0V9
VCC_0V9
VCCA_1V8
VCCA_1V8
VCC_0V9
VCCA_1V8
VCCA_1V8
HOST0_DM [18]HOST0_DP [18]
TYPEC0_DM [19]TYPEC0_DP [19]
TYPEC0_SBU2 [19]TYPEC0_SBU1 [19]
TYPEC0_TX1N [19]TYPEC0_TX1P [19]
TYPEC0_TX2N [19]TYPEC0_TX2P [19]
TYPEC0_SBU1_DC [19]TYPEC0_SBU2_DC [19]
TYPEC0_U2VBUSDET [19]
TYPEC0_RX1P [19]TYPEC0_RX1N [19]
TYPEC0_RX2P [19]TYPEC0_RX2N [19]
HOST1_DM [26]HOST1_DP [26]
USB3_DM [18]USB3_DP [18]
USB3_SSTXN [18]USB3_SSTXP [18]
USB3_SSRXP [18]USB3_SSRXN [18]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 10 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 10 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 10 26
V1.2
C1405100nFC0201X5R10V
12
R1404 499R R0402 1%DNP
1 2
USB3.0 PHY1
U1000TRK3399
TYPEC1_TX1PAL26
TYPEC1_TX1MAK26
TYPEC1_RX1PAK25
TYPEC1_RX1MAL25
TYPEC1_TX2PAL28
TYPEC1_TX2MAK28
TYPEC1_RX2PAK27
TYPEC1_RX2MAL27
TYPEC1_RCLKPAE20
TYPEC1_RCLKMAD20
TYPEC1_CC1AH21
TYPEC1_CC2AF21
TYPEC1_AUXPAK29
TYPEC1_AUXMAL29
TYPEC1_AUXP_PD_PUAE24
TYPEC1_AUXM_PU_PDAF25
TYPEC1_REXTAE21
TYPEC1_REXT_CCAG21
TYPEC1_AVDD_0V9_1Y21
TYPEC1_AVDD_0V9_2Y22
TYPEC1_AVDD_1V8AA21
TYPEC1_AVDD_3V3AB21
TYPEC1_U3VBUSDETAC19
R1402 499R R0402 1%1 2
C1404100nFC0201X5R10V
12
U1000URK3399
USIC_STROBEAJ30
USIC_DATAAJ31
USIC_AVDD_0V9AD25
USIC_AVDD_1V2AD24
C1400100nFC0201X5R10V
12
C1402100nFC0201X5R10V
12
C1401100nFC0201X5R10V
12
TP1400
R1403 499R R0402 1%1 2
R1400133RR04021%
1 2
C1403100nFC0201X5R10V
12
USB2.0 PHY0
USB2.0 PHY1
U1000DRK3399
HOST0_DPAB30
HOST0_DMAB31
TYPEC0_DPAG23
TYPEC0_DMAH23
TYPEC0_IDAL30
TYPEC0_U2VBUSDETAK30
USB0_RBIASAC31
HOST1_DPAA30
HOST1_DMAA31
TYPEC1_DPAG24
TYPEC1_DMAH24
TYPEC1_IDAE26
TYPEC1_U2VBUSDETAK31
USB1_RBIASAC30
USB_AVDD_0V9V24
USB_AVDD_1V8U24
USB_AVDD_3V3Y25
R1401133RR04021%
1 2
USB3.0 PHY0
U1000SRK3399
TYPEC0_TX1PAL22
TYPEC0_TX1MAK22
TYPEC0_RX1PAK21
TYPEC0_RX1MAL21
TYPEC0_TX2PAL24
TYPEC0_TX2MAK24
TYPEC0_RX2PAK23
TYPEC0_RX2MAL23
TYPEC0_RCLKPAE18
TYPEC0_RCLKMAD18
TYPEC0_CC1AH18
TYPEC0_CC2AH20
TYPEC0_AUXPAK20
TYPEC0_AUXMAL20
TYPEC0_AUXP_PD_PUAH17
TYPEC0_AUXM_PU_PDAG17
TYPEC0_REXTAG18
TYPEC0_REXT_CCAG20
TYPEC0_AVDD_0V9_1Y19
TYPEC0_AVDD_0V9_2Y18
TYPEC0_AVDD_1V8AA18
TYPEC0_AVDD_3V3AB18
TYPEC0_U3VBUSDETAD19
5
5
4
4
3
3
2
2
1
1
E E
D D
C C
B B
A A
KEY BAORD
LPDDR3
LPDDR4
DDR3/DDR3L
RAM ID R1501 PU R1502 PD
1.5V 100K 499K
0.112V 150K 10K
0.6V 200K 100K
N o t e：系系系内说 ， 如 如 ADKE Y _I N内 电 为 0 V，原R K 3 3 9 9进进 R e c o v ery模模 ；量内说 R 1 5 0 3 , S W 1 5 0 0 , E D 1 500可可说 可说可。
ADKEY_IN
ADKEY_IN
RAM_ID
RAM_ID
VCCA_1V8
VCCA_1V8
VCCA_1V8
VCCA_1V8
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 11 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 11 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 11 26
V1.2
R1500 100K R04025%1 2
C1501100nFC0201X5R10V
12
R1501 100K R04025%1 2
C1500 100nFC0201 X5R 10V
1 2
U1000VRK3399
ADC_IN0AG26
ADC_IN1AH26
ADC_IN2AG25
ADC_IN3AG28
ADC_IN4AH27
ADC_AVDDAC24
R1502 10KR0402
1%1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DualMIPIRight
MIPI_MCLK0CIF_CLKO
MIPI_MCLK1
VCC1V8_DVP VCC1V8_DVP
VCC1V8_DVP
MIPI_RX0_D0P [26]MIPI_RX0_D0N [26]
MIPI_RX0_D1P [26]MIPI_RX0_D1N [26]
MIPI_RX0_D2P [26]MIPI_RX0_D2N [26]
MIPI_RX0_D3P [26]MIPI_RX0_D3N [26]
MIPI_RX0_CLKP [26]MIPI_RX0_CLKN [26]
MIPI_TX/RX_D1N [26]
MIPI_TX/RX_CLKN [26]
MIPI_TX/RX_D0N [26]MIPI_TX/RX_D0P [26]
MIPI_TX/RX_CLKP [26]
MIPI_TX/RX_D1P [26]
MIPI_MCLK1 [26]
MIPI_MCLK0 [26]
I2C2_SDA [26]I2C2_SCL [26]
I2C6_SDA [26]I2C6_SCL [26]
I2C7_SDA [26]
I2C7_SCL [26]
MIPI_TX/RX_D3N [26]
MIPI_TX/RX_D2N [26]MIPI_TX/RX_D2P [26]
MIPI_TX/RX_D3P [26]
PCIE_PWR [25]
PCIE_PERST_L [25]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 12 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 12 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 12 26
V1.2
R1600 4.02K%1 R04021 2
U1000PRK3399
MIPI_TX1/RX1_D0NAL6MIPI_TX1/RX1_D0PAK6
MIPI_TX1/RX1_D1PAK7
MIPI_TX1/RX1_D1NAL7
MIPI_TX1/RX1_CLKNAL8MIPI_TX1/RX1_CLKPAK8
MIPI_TX1/RX1_D2NAL9MIPI_TX1/RX1_D2PAK9
MIPI_TX1/RX1_D3NAL10MIPI_TX1/RX1_D3PAK10
MIPI_TX1/RX1_REXTAF11
MIPI_TX1/RX1_AVDD_1V8AC10
C1602100nFC0201X5R10V
12
R1602 33RR0402
R1603 33RR0402
C1600100nFC0201X5R10V
12
U1000LRK3399
GPIO2_A0/VOP_D0/CIF_D0/I2C2_SDA_uG31
APIO2_VDDPSTJ24
APIO2_VDDK23
GPIO2_B4/SPI2_CSn0_uF31GPIO2_B3/SPI2_CLK/VOP_DEN/CIF_CLKOUTA_uH31GPIO2_B2/SPI2_TXD/CIF_CLKIN/I2C6_SCL_uH24GPIO2_B1/SPI2_RXD/CIF_HREF/I2C6_SDA_uF30GPIO2_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL_uH28
GPIO2_A7/VOP_D7/CIF_D7/I2C7_SDA_uG30GPIO2_A6/VOP_D6/CIF_D6_dH27GPIO2_A5/VOP_D5/CIF_D5_dF29GPIO2_A4/VOP_D4/CIF_D4_dH29GPIO2_A3/VOP_D3/CIF_D3_dF28GPIO2_A2/VOP_D2/CIF_D2_dH30GPIO2_A1/VOP_D1/CIF_D1/I2C2_SCL_uH25
R1601 4.02K%1R0402
U1000RRK3399
MIPI_RX0_D0PAK15
MIPI_RX0_D0NAL15
MIPI_RX0_D1PAK14
MIPI_RX0_D1NAL14
MIPI_RX0_D2PAK12
MIPI_RX0_D2NAL12
MIPI_RX0_D3PAK11
MIPI_RX0_D3NAL11
MIPI_RX0_CLKPAK13
MIPI_RX0_CLKNAL13
MIPI_RX0_REXTAF14
MIPI_RX0_AVDD_1V8AB14
C1601100nFC0201X5R10V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
HDMI design rule:1.Max intra-pair skew < 4 ps；2.Max length skew between clk and data < 80 ps；3.Max trace length < 9.8 inchs；4.Max allowed via < 4；5.Trace impedance 100ohm+/-10%；6 . 与与与与与间与与 与 3W原 原 ；
eDP design rule:1.Max intra-pair skew < 4 ps；2.Max trace length < 6 inchs；3.Max allowed via < 4；4.Trace impedance 90ohm+/-10%；5 .与与与与与间与与 与 3W原 原 ；
MIPI design rule:1.Max intra-pair skew < 4 ps；2.Max length skew between clk and data < 7ps；3.Max trace length < 7.2 inchs；4.Max allowed via < 4；5.Trace impedance 100ohm+/-10%；6 . 与与与与与间与与 与 3W原 原 ；
DualMIPILeft
HDMI_HPD
VCCA0V9_HDMIVCCA1V8_HDMI
VCC1V8_DVP
HDMI_TX0N [24]HDMI_TX0P [24]
HDMI_TX1P [24]HDMI_TX1N [24]
HDMI_TX2P [24]HDMI_TX2N [24]
HDMI_TXCP [24]HDMI_TXCN [24]
PORT_HPD [24]
MIPI_TX_CLKN [26]
MIPI_TX_D0N [26]
MIPI_TX_D2N
MIPI_TX_D1P [26]
MIPI_TX_D3NMIPI_TX_D3P
MIPI_TX_D1N [26]
MIPI_TX_D2P
MIPI_TX_D0P [26]
MIPI_TX_CLKP [26]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 13 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 13 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 13 26
V1.2
U1000NRK3399
HDMI_AVDD_0V9_1AA16
HDMI_AVDD_1V8AD16
HDMI_TX2PAK19
HDMI_TX2NAL19
HDMI_TX1PAK18
HDMI_TX1NAL18
HDMI_TX0PAK17
HDMI_TX0NAL17
HDMI_TCNAL16HDMI_TCPAK16
HDMI_REXTAF15
HDMI_HPDAE15
HDMI_AVDD_0V9_2AA17
U1000MRK3399
EDP_DC_TPG20
EDP_AUXNA28EDP_AUXPB28
EDP_TX3PD30
EDP_TX3ND31
EDP_TX2NC31EDP_TX2PC30
EDP_TX1NA30EDP_TX1PB30
EDP_TX0PB29
EDP_TX0NA29
EDP_AVDD_1V8_1J19
EDP_AVDD_1V8_2J20
EDP_AVDD_0V9H20
EDP_AVSS_1B31
EDP_AVSS_2C28
EDP_AVSS_3C29
EDP_AVSS_4D29
EDP_AVSS_5H19
EDP_AVSS_6J21
EDP_CLK24M_INH21
EDP_REXTG21
R1701 1.62K R0402 1%1 2
C1700100nFC0201X5R10V
12
C1702100nFC0201X5R10V
12
U1000QRK3399
MIPI_TX0_D0PAG15
MIPI_TX0_D0NAH15
MIPI_TX0_D1PAG14
MIPI_TX0_D1NAH14
MIPI_TX0_D2PAG11
MIPI_TX0_D2NAH11
MIPI_TX0_D3PAG9
MIPI_TX0_D3NAH9
MIPI_TX0_CLKPAG12
MIPI_TX0_CLKNAH12
MIPI_TX0_REXTAF12
MIPI_TX0_AVDD_1V8AB12
C1704100nFC0201X5R10V
12
C17014.7uFC0603X5R10V
12
C17034.7uFC0603X5R10V
12
R1700 1K R04025%
1 2
R1702 4.02K%1R0402
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
3.3V Only
1.8V Only VDDPST=VDDIO=1.8V
VDDPST=1.8V,VDDIO=3.3V
other 3.0V mode:VDDPST=1.5V,VDDIO=3.0V1.8V mode:VDDPST=1.8V,VDDIO=1.8V
Note:RK3399 part I is 3.3V only Note:RK3399 part E is 1.8V/3.0V mode
Note:RK3399 part G is 1.8V only
Note:RK3399 part J is 1.8V/3.0V mode
Note:RK3399 part J is 1.8V/3.0V mode
SDIO design rule:1.Data[0:3]、cmd走走走为 走 走 ，并并走走并并走并并， 走 内 组 组组 组 为+/-100 mil；2 . C l k需组需需走走并并 并需需 ， 与 d at a间间延说延 延 20p s ； ；4.Max trace length < 3.93 inchs；5.Trace impedance 50ohm+/-10%；6 . 与与与与与间与与 与 3W原 原 ；
UART2DBG_RXUART2DBG_TX
I2C_SDA_TYPEC
I2C_SCL_TYPEC
I2C_SDA_PMIC
I2C_SCL_PMIC
UART2DBG_TX
UART2DBG_RX
USER_LED2
USER_LED4WIFI_LEDBT_LED
USER_LED1
USER_LED2
USER_LED3
USER_LED4
WIFI_LED
BT_LED
USER_LED1
USER_LED3
VCC_1V8
VCC_1V8
VCC3V3_SYS
VCC3V3_SYS
VCC_1V8
VCC_1V8
VCC_1V5 VCC_3V0
VCC_1V5
VCC_3V0
VCC_1V8
VCC_1V8
VCC_1V8
VCC_1V8
VCC_1V8
VCC_1V8
VCC_1V8
VCC_1V8
UART0_TXD [22]
SDIO0_CMD [22]SDIO0_CLK [22]
SDIO0_D0 [22]SDIO0_D1 [22]
SDIO0_D3 [22]SDIO0_D2 [22]
PMIC_SLEEP_H [17]OTP_OUT_H [17]
I2C_SDA_PMIC [17]
I2C_SCL_PMIC [17]
I2C_SDA_HDMI [24]I2C_SCL_HDMI [24]
HDMI_CEC [24]
VCC5V0_HOST_EN [18]
VCC5V0_TYPEC0_EN [19]TYPEC0_CC_INT_L [19]
UART0_RXD [22]
PMIC_INT_L [17]
UART0_RTS [22]UART0_CTS [22]
UART3_RX [25,26]
SPI0_CLK [25,26]SPI0_CS [25,26]
UART3_RTS [25,26]
LOG_DVS_PWM [17]
UART3_TX [25,26]GPU_SLEEP_H [17]
CPU_B_SLEEP_H [17]UART3_CTS [25,26]
I2S0_SCLK [26]
I2S0_LRCK_TX [26]I2S0_SDI0 [26]GPIO3_D4 [26]
I2C_SDA_TYPEC [19]I2C_SCL_TYPEC [19]
BT_WAKE_L [22]PCIE_CLKREQ_L [25]
I2C1_SDA [26]I2C1_SCL [26]
GPIO3_D5 [26]GPIO3_D6
GPIO4_A3 [26]GPIO4_A4 [26]GPIO4_A5
I2S0_SDO0 [26]
GPIO3_D1 [26]
GPIO4_A0 [26]
UART4_RX [26]
UART4_TX [26]
SPI0_RX [25,26]SPI0_TX [25,26]
SPI4_CLK [25,26]SPI4_CS [25,26]
SPI4_RX [25,26]SPI4_TX [25,26]
GPIO1_B1 [26]GPIO1_B2 [26]
MAC_MDC [25]MAC_RXDV [25]
MAC_TXEN [25]MAC_CLK [25]MAC_RXER [25]
MAC_MDIO [25]
GPIO1_C2 [26]
GPIO1_C7 [26]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 14 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 14 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 14 26
V1.2
LED708LED_YELLOWLED0603
C1804100nFC0201X5R10V
12
R1816 2.2K R04025%1 2
LED709LED_BLUELED0603
U1000GRK3399
GPIO2_C0/UART0_RX_uAE9
GPIO2_C1/UART0_TX_uAH8
GPIO2_C2/UART0_CTSn_uAG8
GPIO2_C3/UART0_RTSn_uAL5
GPIO2_C4/SDIO0_D0/SPI5_RXD_uAD8
GPIO2_C5/SDIO0_D1/SPI5_TXD_uAK5
GPIO2_C6/SDIO0_D2/SPI5_CLK_uAG7
GPIO2_C7/SDIO0_D3/SPI5_CSn0_uAE8
GPIO2_D0/SDIO0_CMD_uAH6
GPIO2_D1/SDIO0_CLKOUT/TEST_CLKOUT1_uAF7
GPIO2_D2/SDIO0_DETN/PCIE_CLKREQn_uAL4
GPIO2_D3/SDIO0_PWREN_dAD9
GPIO2_D4/SDIO0_BKPWR_dAF8
APIO3_VDD_1V8AB8
R18251KR0402
5%1 2
R18261KR0402
5%1 2
U1000KRK3399
GPIO4_C0/I2C3_SDA/UART2B_RX_uAG6
GPIO4_C1/I2C3_SCL/UART2B_TX_uAL2
GPIO4_C2/PWM0/VOP0_PWM/VOP1_PWM_dAF5
GPIO4_C3/UART2C_RX_uAK2
GPIO4_C4/UART2C_TX_uAJ4
GPIO4_C5/SPDIF_TX_dAK1
GPIO4_C6/PWM1_dAL3
GPIO4_C7/HDMI_CECINOUT/EDP_HOTPLUG_uAD7
GPIO4_D0/PCIE_CLKREQnB_uAE6
GPIO4_D1/DP_HOTPLUG_dAK4
GPIO4_D2_dAH3
GPIO4_D3_dAK3
GPIO4_D4_dAH5
APIO4_VDDPSTAC8
GPIO4_D5_dAJ3
GPIO4_D6_dAG4
APIO4_VDDAC9
LED704LED_GREENLED0603
R1819 22R R04025%1 2
R1815 2.2K R04025%1 2
C1805100nFC0201X5R10V
12
R18211KR0402
5%1 2
LED707LED_GREENLED0603
U1000JRK3399
GPIO3_D0/I2S0_SCLK_dAG3
GPIO3_D1/I2S0_LRCK_RX_dAF4
GPIO3_D2/I2S0_LRCK_TX_dAJ2
GPIO3_D3/I2S0_SDI0_dY7
GPIO3_D4/I2S0_SDI1SDO3_dAE5
GPIO3_D5/I2S0_SDI2SDO2_dAA6
GPIO3_D6/I2S0_SDI3SDO1_dAH2
GPIO3_D7/I2S0_SDO0_dAH1
GPIO4_A0/I2S_CLK_dAC7
APIO5_VDDY8
APIO5_VDDPSTAA8
GPIO4_A1/I2C1_SDA_uAG1
GPIO4_A2/I2C1_SCL_uY6
GPIO4_A3/I2S1_SCLK_dAF3
GPIO4_A4/I2S1_LRCK_RX_dAA7
GPIO4_A5/I2S1_LRCK_TX_dAJ1
GPIO4_A6/I2S1_SDI0_dAD6
GPIO4_A7/I2S1_SDO0_dAC6
C1803100nFC0201X5R10V
12
R1820 22R R04025%1 2
U1000ERK3399
GPIO1_C0/SPI3_TXD/I2C0_SCL_uN30
GPIO1_B7/SPI3_RXD/I2C0_SDA_uM26
GPIO1_C1/SPI3_CLK_dM27
GPIO1_C2/SPI3_CSn0_uN31
GPIO1_C3/PWM2_dM28
GPIO1_C4/I2C8_SDA_uM29
GPIO1_C5/I2C8_SCL_uM30
GPIO1_C6/TCPD_VBUS_SOURCE0_dL25
GPIO1_C7/TCPD_VBUS_SOURCE1_dM31
GPIO1_D0/TCPD_VBUS_SOURCE2_dL26
DFTJTAG_TMS_uAA24
DFTJTAG_TRSTn_dAB24
PMUIO2_VDDPSTN23
PMUIO2_VDDP23
GPIO1_A0/ISP0_SHUTTER_EN/ISP1_SHUTTER_EN/TCPD_VBUS_SINK_EN_dR25
GPIO1_A1/ISP0_SHUTTER_TRIG/ISP1_SHUTTER_TRIG/TCPD_CC0_VCONN_EN_dT31
GPIO1_A2/ISP0_FLASHTRIGIN/ISP1_FLASHTRIGIN/TCPD_CC1_VCONN_EN_dR26
GPIO1_A3/ISP0_FLASHTRIGOUT/ISP1_FLASHTRIGOUT_dR27
GPIO1_A4/ISP0_PRELIGHT_TRIG/ISP1_PRELIGHT_TRIG_dR28
GPIO1_A5/AP_PWROFF_dR30
GPIO1_A6/TSADC_INT_zP26
GPIO1_A7/SPI1_RXD/UART4_RX_uP27
GPIO1_B0/SPI1_TXD/UART4_TX_uR31
GPIO1_B1/SPI1_CLK/PMCU_JTAG_TCK_uP28
GPIO1_B2/SPI1_CSn0/PMCU_JTAG_TMS_uP29
GPIO1_B3/I2C4_SDA_uP31
GPIO1_B4/I2C4_SCL_uP30
GPIO1_B5_dM24
GPIO1_B6/PWM3B_IR_dM25
C1807100nFC0201X5R10V
12
U1000IRK3399
GPIO3_C1/MAC_TXCLK/UART3_RTSn_uE28GPIO3_C0/MAC_COL/UART3_CTSn/SPDIF_TX_uD27
GPIO3_B7/MAC_CRS/CIF_CLKOUTB/UART3_TX_uB27GPIO3_B6/MAC_RXCLK/UART3_RX_uF25GPIO3_B5/MAC_MDIO/UART1_TX_uG26GPIO3_B4/MAC_TXEN/UART1_RX_uH22GPIO3_B3/MAC_CLK/I2C5_SCL_uG24GPIO3_B2/MAC_RXER/I2C5_SDA_uF23GPIO3_B1/MAC_RXDV_dC27GPIO3_B0/MAC_MDC/SPI0_CSn1_uE29
GPIO3_A7/MAC_RXD1/SPI0_CSn0_uF27GPIO3_A6/MAC_RXD0/SPI0_CLK_uE26GPIO3_A5/MAC_TXD1/SPI0_TXD_dG23GPIO3_A4/MAC_TXD0/SPI0_RXD_dD26GPIO3_A3/MAC_RXD3/SPI4_CSn0_uE25GPIO3_A2/MAC_RXD2/SPI4_CLK_uE30GPIO3_A1/MAC_TXD3/SPI4_TXD_dH23GPIO3_A0/MAC_TXD2/SPI4_RXD_dF24
APIO1_VDDJ23
APIO1_VDDPSTJ22
C1806100nFC0201X5R10V
12
R18241KR0402
5%1 2
LED706LED_GREENLED0603
C1802100nFC0201X5R10V
12
R18231KR0402
5%1 2
ED1800ESD5451NESD0402
12
LED705LED_GREENLED0603
R1817 2.2K R04025%1 2
ED1801ESD5451NESD0402
12
C1801100nFC0201X5R10V
12
R18221KR0402
5%1 2
R1818 2.2K R04025%1 2
J1800CON_3P_2D54_DIPCON_3P_2D54_DIP
11
22
33
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCIE design rule:1.Max intra-pair skew < 4ps；2.Max inter-pair skew < 1.6 ns；3.Max trace length < 14 inchs；4.Max allowed via < 4；5.Trace impedance 100ohm+/-10%；6 . 与与与与与间与与 与 3W原 原 ；
VCC_0V9
VCC_0V9
VCCA_1V8
VCCA_1V8
PCIE_TX0P [25]PCIE_TX0N [25]
PCIE_REF_CLK_P [25]PCIE_REF_CLK_N [25]
PCIE_RX0_P [25]PCIE_RX0_N [25]
PCIE_TX1P [25]PCIE_TX1N [25]
PCIE_TX2P [25]PCIE_TX2N [25]
PCIE_TX3P [25]PCIE_TX3N [25]
PCIE_RX1_P [25]PCIE_RX1_N [25]
PCIE_RX2_P [25]PCIE_RX2_N [25]
PCIE_RX3_P [25]PCIE_RX3_N [25]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 15 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 15 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 15 26
V1.2
C1901100nFC0201X5R10V
12
U1000ORK3399
PCIE_TX0_PAE30
PCIE_TX0_NAE31
PCIE_RX0_PAF30
PCIE_RX0_NAF31
PCIE_TX1_PAG30
PCIE_TX1_NAG31
PCIE_RX1_PAH30
PCIE_RX1_NAH31
PCIE_TX2_PAA27
PCIE_TX2_NAA28
PCIE_RX2_PAC27
PCIE_RX2_NAC28
PCIE_TX3_PAD27
PCIE_TX3_NAD28
PCIE_RX3_PAF27
PCIE_RX3_NAF28
PCIE_RCLK_100M_NAD30PCIE_RCLK_100M_PAD31
PCIE_AVDD_1V8Y24
PCIE_AVDD_0V9W24
C1900100nFC0201X5R10V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DC IN&SYSTEM Power
4.5V<VIN<18VTo avoid the noise issue
4.5V<VIN<18VTo avoid the noise issue5.1V/3A
5.1V/3A
VCC12V_DCIN
VCC5V0_USB
VCC5V0_SYSVCC12V
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 16 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 16 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 16 26
V1.2
C200522uFC0805X5R10V
12
R200510KR04025%
1 2
TP4010
C2011100pFC0402C0G50V
12
R200410KR04021%
12
DC-0490J2000
DC-0490
321
C2010100nFC0402X5R25V
12
R200675KR04021%
12
C200910uFC0805X5R25V
12
TP4009
U2000SY8113BSOT_23_6
EN4
GND2
LX6
VIN5
FB/OUT3
BS1
C201222uFC0805X5R10V
12
C200610uFC0805X5R10V
12
L20003.3uHIND-4X43.3A 0.04ohm
C2000 100nFC0402 X5R 25V
1 2
R200810KR04021%
12
R2009 0.02RR1206
U2001SY8113BSOT_23_6
EN4
GND2
LX6
VIN5
FB/OUT3
BS1
R200110KR04025%
1 2
C2007100nFC0402X5R16V
12
C2004100pFC0402C0G50V
12
C201310uFC0805X5R10V
12
C200210uFC0805X5R25V
12
D2000SMFJ18ASOD_123
12
R200275KR04021%
12
C2003100nFC0402X5R25V
12
C2008 100nFC0402 X5R 25V
1 2L20013.3uHIND-4X43.3A 0.04ohm
C2014100nFC0402X5R16V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Feedback from DDR device
Over-temperature Protection
LPDDR:1.25V
VDD_GPU power
0.36mS
VCC_0V9 power
TT2102_ADJVCC3V0_SD power
VCC3V3_SYS power
VDD_CPU_B power
0.36mS
VDD_LOG:Min=0.8V;Default=0.9V;Max=1.4V;
VDD_LOG power
关关可关关系 系说 间；
可延用内用关
PMICI>1.5A
I>2AI>1.5A
RTC_CLKO_SOCRTC_CLKO_WIFI
VDD_CPU_L
VDD_CENTER
VCC_DDR
RESET_L
PMIC_VDCEXT_EN
I2C_SCL_PMICI2C_SDA_PMIC
EXT_EN
I2C_SCL_PMICI2C_SDA_PMIC
VDD_LOG
PMIC_PWRON
PWR_KEY_L
VCC5V0_SYS
VCC5V0_SYS
VCC3V3_SYS
VCC5V0_SYS
VCC5V0_SYS
VCC5V0_SYS
VCC5V0_SYS
VCC5V0_SYS
VCC_1V8
VCC_RTC
VCC5V0_SYS
VCC_1V8
VCC_1V8
VCC_DDR
VCC_1V8
VCC_1V8
VDD_CPU_L
VCC3V3_S0
VCC_SDIO
VCC_3V0
VCC_1V5
VCCA_1V8
VCC_RTC
VCC_RTC
VPP_OTP
VPP_OTP
VCC_RTC
VCC5V0_SYS VDD_GPUVCC3V3_SYS
VCC_0V9VCC3V3_SYS
VCC3V0_SDVCC3V3_SYS
VCCA1V8_HDMI
VCCA0V9_HDMI
VDD_CENTER
VCC5V0_SYS VCC3V3_SYS
VCC5V0_SYS VDD_CPU_BVCC_1V8
VDD_LOGVCC5V0_SYS
VCC_1V8
VCC_1V8
VCC_RTC
VCC1V8_DDR
VCC_BATTERY
VCC5V0_SYS
VCC5V0_SYS
VCC1V8_DVP
VCCA1V8_MIPI
GND
I2C_SDA_PMIC[14,17]
PMIC_INT_L[14]
I2C_SCL_PMIC[14,17]PMIC_SLEEP_H[14,17]
RESET_L[7,26]
OTP_OUT_H[14]
VDD_GPU_FB [6]
SDMMC0_PWR_H [7]
GPU_SLEEP_H[14]
RTC_CLKO_SOC [7]RTC_CLKO_WIFI [22]
CPU_B_SLEEP_H[14] VDD_CPU_B_FB [6]
I2C_SDA_PMIC [14,17]PMIC_SLEEP_H [14,17]
I2C_SCL_PMIC [14,17]
LOG_DVS_PWM[14]
PWR_KEY_L [7]
PMIC_PWRON [26]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 17 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 17 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 17 26
V1.2
U2107SGM2028-3.0/LP3987H30B5FSOT_23_5
IN1
GND2
EN3
BP4
OUT5
ED2100ESD5451NESD0402
1 2
L21002.2uHIND-3X31.6A 0.06ohm
C216347pFC0402C0G50V
12
C214610uF
C0805
X5R10V
12
R211210KR04025%
12
R210647KR04025%
12
R213433KR04021%
12
R2104100RR04025%
12
C2114 100nFC0402 X5R 16V
1 2
U2106LP3983SAB5F-08/SGM2036-ADJSOT_23_5
IN1
GND2
SHDN3
BP4
FB/OUT5
L21021uHIND-3X35.1A 52.9mohm
C2154100nFC0402X5R16V
12
L21012.2uHIND-3X31.6A 0.06ohm
R2123NC/560K
R0402
5%
DNP
1 2
R212047KR04025%
1 2
C212810uF
C0805
X5R10V
12
C2120 2.2uFC0603 X5R 10V
1 2
C2127 2.2uFC0603 X5R 10V
1 2
SW2100TD-36EATD-36EA
22
11
C210922uFC0805X5R 10V
12
C21674.7uFC0603X5R10V
12
C210622uFC0805X5R10V
12
D2100B5819WSSOD_323
1 2
C2162100nFC0402X5R 16V
12
L21050.24uHIND-2520126.40A 0.029ohm
C2126DNPC0603
12
R214282KR04021%
12
C2156100pFC0402C0G50V
12
R2141118KR04025%
12
C2138 1uFC0402 X5R 10V
1 2
C2112 100nFC0402 X5R 16V
1 2
C215710uF
C0805
X5R10V
12
C2160100nFC0402X5R 16V
12
R2102 10K R04025%1 2
L21040.24uHIND-2520126.40A 0.029ohm
C216122nFC0402X5R25V
12
C2140 22pFC0402 C0G 50V
1 2
C21112.2uFC0603X5R10V
12
R2105100RR04025%
1 2
R211810K
R04025%
12
L21031uH
IND-3X35.1A 52.9mohm
C2122 100nFC0402 X5R 16V
1 2
C215910uF
C0603
X5R6_3V
12
R2115 47K R04025%1 2
R214010KR04025%
1 2
R213910KR04021%
12
R2107200KR04021%
12
U2104SY8088AAC/PT3409A/BSOT_23_5
EN1
GND2
LX3
VIN4
FB/OUT5
R2111100R R04025%
1 2
R2113 10K R04025%1 2
C2155100nFC0402X5R16V
12
C2158100pF
C0402
C0G50V
12
C2123 1uFC0402 X5R 10V
1 2
Q2101AO3401SOT_231
2 3
R212518KR04021%1 2
C2151100nFC0402X5R 16V
12
C2115 1uFC0402 X5R 10V
1 2
R2122100KR04021%
12
C21681uFC0402X5R 10V
12
C215022uF
C0603
X5R6.3V
12
C2145 100nFC0402 X5R 16V
1 2
C213022uF
C0603
X5R6_3V
12
R2110 0R R04021%
1 2
C2133 100nFC0402 X5R 16V
1 2
R2121100RR04021%
12
C2124 1uFC0402 X5R 10V
1 2
C21441nFC0402X7R 50V
12
U2101
SMD-2P-1.25SMD-2P-1.25
1
2
3
4
R21273.9KR04021%
12
R2119100R R04025%
1 2
U2105SY8089AAACSOT_23_5
EN1
GND2
LX3
VIN4
FB/OUT5
C2118 1uFC0402 X5R 10V
1 2
C2141 22pFC0402 C0G 50V
1 2
C210522uFC0805X5R10V
12
C210847pFC0402C0G 50V1 2
C215322uF
C0603
X5R6_3V
12
C2113 1uFC0402 X5R 10V
1 2
C2135 1uFC0402 X5R 10V
1 2
C213222uF
C0603
X5R6_3V
12
C210422uFC0805X5R10V
12
C2125 4.7uFC0603 X5R 10V
1 2
C2102 22uFC0805 X5R 10V
1 2
C2139100nFC0402X5R 16V
12
R210851KR04021%
1 2
L21073.3uHIND-3X31.32A 0.08ohm
C214722uF
C0603
X5R6.3V
12
L21063.3uHIND-3X31.32A 0.08ohm
R2117 10K R04025%1 2
R21161MR04025%
12
C214922uF
C0603
X5R6.3V
12
Buck1
Buck2
Buck3
Buck4
5A Max
5A Max
3A Max
2.5A Max
1.8-3.4V/150mA
0.7V-1.5V
0.7V-1.5V
1.0V-1.8V
1.8V-3.3V
1.8-3.4V/150mA
0.8-2.5V/100mAlow noise
1.8-3.4V/150mA
1.8-3.4V/300mA
0.8-2.5V/150mA
0.8-2.5V/300mA
1.8-3.4V/300mA
0.2R Switch
0.2R Switch
LDO&Switch
ToAp
RTC
REF
DCDC1
DCDC2
DCDC3
DCDC4
low noise
low noise
QFN68_7R00X7R00X0R80_TRK808-DU2100
VCC145
VCC1344
SW143
SW542
VFB139
GND141
GND640
VCC1423
VCC224
SW625
SW226
VFB229
GND727
GND228
VREF37
VREFGND64
VCCA36
ResetKey/VPPOTP6
VCC632
VCC74
VCC88
VCC913
VCC101
VCC1116
VCC1210
VDC34
VLDOA35
AGND30
VDDIO17
SDA18
SCL19
BOOT052
BOOT153
EXT_EN55
PWRON51
SLEEP50
NRESPWRON20
INT49
DVS122
DVS221
DVSOK54
OSC32KOUT66
OSC32KIN65
CLK32KOUT267always on CLK32KOUT168
VCCRTC9
DGND38
VSWOUT211
VSWOUT17
VLDO815
VLDO75
VLDO62
VLDO514
VLDO412
VLDO33
VLDO233
VLDO131
GND546
NC248
NC147
GND357
VFB356
SW358
VCC359
GND462
VFB463
SW461
VCC460
GNDPAD69
R2126118KR04021%1 2
C2169100nFC0402X5R16V
12
C210322uFC0805X5R 10V
1 2
C210722uFC0805X5R10V
12
R212812KR04021%
12
U2102SYR837PKCCSP20_1R96X1R56X0R66
VIN_1D1
VIN_2D2
VIN_3E1
VIN_4E2
SW_1D3
SW_2D4
SW_3E3
SW_4E4
GND1B2
GND2B3
GND3C1
GND4C2
GND5C3
GND6C4
VSELA1
ENA2
SDAB1
AGNDB4
SCLA3
VOUTA4
C214822uF
C0603
X5R6.3V
12
R213847KR04025%
1 2
C2121 1uFC0402 X5R 10V
1 2
C213122uF
C0603
X5R6_3V
12
R2114 10K R04025%1 2
R2130100KR0402
5%
1 2
C217010uF
C0603
X5R6_3V
12
C211010uFC0603X5R 6_3V
12
C2137 1uFC0402 X5R 10V
1 2
Q2100S8050SOT_23
1
23
C2119 2.2uFC0603 X5R 10V
1 2
R2129200KR04021%
12
C213422uF
C0603
X5R6_3V
12
C210122uFC0805X5R10V
12
C21664.7uFC0603X5R10V
12
C2116 2.2uFC0603 X5R 10V
1 2
C2129 1uFC0402 X5R 10V
1 2
C2117 4.7uFC0603 X5R 10V
1 2
R2100 0R R06035%1 2
C2136 2.2uFC0603 X5R 10V
1 2
D2101BAT54CSOT_23
13
2
R2124150KR04021%
12
Y210032.768KHzMC-146
12
3
C2100 10uFC0603 X5R 6_3V
1 2
R2101100KR0402
5%1 2
C215210uFC0805X5R10V
12
R2103100RR04025%
1 2
R210910K
R04025%
12
C2142 100nFC0402 X5R 16V
1 2
C21644.7uFC0603X5R10V
12
U2103SYR838PKCCSP20_1R96X1R56X0R66
VIN_1D1
VIN_2D2
VIN_3E1
VIN_4E2
SW_1D3
SW_2D4
SW_3E3
SW_4E4
GND1B2
GND2B3
GND3C1
GND4C2
GND5C3
GND6C4
VSELA1
ENA2
SDAB1
AGNDB4
SCLA3
VOUTA4
D2104B5819WSSOD_323
1 2
C2165100nFC0402X5R16V
12
C21431uFC0402X5R 10V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
USB3.0 port
USB2.0 port
VCC5V0_HOST_EN
USB3_SSRXNUSB3_SSRXP
USB3_SSTXNUSB3_SSTXP
VCC5V0_HOST_EN
USB3_SSRXP
USB3_SSRXN
USB3_SSTXN
USB3_SSTXP
USB3_SSRXP
USB3_SSRXN
USB3_SSTXN
USB3_SSTXP
USB3_DMUSB3_DP
HOST0_DMHOST0_DP
VCC5V0_HOST1VCC5V0_USB VCC5V0_HOST1
VCC5V0_HOST2
VCC5V0_USB VCC5V0_HOST2
VCC5V0_HOST_EN [14]
USB3_SSRXN [10]USB3_SSRXP [10]USB3_SSTXN [10]USB3_SSTXP [10]USB3_DM [10]USB3_DP [10]
HOST0_DP [10]HOST0_DM [10]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 18 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 18 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 18 26
V1.2
U2506TPD4E05U06SON10_2R50X1R00X0R50
IN11
IN22
IN34
IN45
OUT46
OUT37
OUT29
OUT110
GN
D1
3
GN
D2
8C250510uFC0805X5R 10V
12
1:5V
2:D-
3:D+
4:GND
USB2501USB-HUB_PORTBAUSB20A4_USB_AF_01_001
234
1
56
USB2502USB30_AUSB3D0_AF_9P
VBUS1
D-2
D+3
GND4
RX-5
RX+6
GND7
TX-8
TX+9
SH
ELL1
10
SH
ELL2
11
U2505ESD5302F SOT_23
123
C250910uFC0805X5R 10V
12
R25024.7KR04021%
12
R25034.7K
R04021%
12
90R-100MFB2501
COMMON-COIL4P
4 321
C250310uFC0805X5R10V
12
90R-100MFB2502
COMMON-COIL4P
4 321
C250610uFC0805X5R10V
12
ED2502ESD5451NESD0402
12
U2504SY6280AACSOT_23_5
OCB3
GND2
VOUT1
EN4
IN5
ED2501ESD5451NESD0402
12
C2507 100nF C0201 X5R 10V1 2
U2503ESD5302F SOT_23
1 23
U2502SY6280AACSOT_23_5
OCB3
GND2
VOUT1
EN4
IN5
C2508 100nF C0201 X5R 10V1 2
C2504100nFC0402X5R 16V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
USB Type-C port
ESD
CC CTRL Limit switch
TYPEC_CC2
TYPEC_CC1
I2C_SCL_TYPECI2C_SDA_TYPECTYPEC0_CC_INT_L
TYPEC_CC1TYPEC_CC2
TYPEC0TX1NTYPEC0TX1P
TYPEC0TX2PTYPEC0TX2N
TYPEC0_SBU2_DC
TYPEC0_SBU1_DC
TYPEC0_SBU1
TYPEC0_SBU2 TYPEC_AUXM
TYPEC_AUXP
TYPEC_CC1TYPEC_CC2
TYPEC_AUXPTYPEC_AUXM
TYPEC0TX2P
TYPEC0TX2N
TYPEC0_RX2P
TYPEC0_RX2N
TYPEC0TX1P
TYPEC0TX1N
TYPEC0_RX1P
TYPEC0_RX1N
TYPEC0TX1P
TYPEC0TX1N
TYPEC0_RX1P
TYPEC0_RX1N
TYPEC0TX2P
TYPEC0TX2N
TYPEC0_RX2P
TYPEC0_RX2N
VCC5V0_TYPEC0_EN
TYPEC0_DMTYPEC0_DP
TYPEC0_U2VBUSDET
TYPEC0_DM
TYPEC0_DP
VCC5V0_USB
VBUS_TYPEC
VCC3V3_SYSVCC5V0_USB
VBUS_TYPEC
VCC5V0_USB VBUS_TYPEC
VBUS_TYPEC TYPEC0_TX1N[10]TYPEC0_TX1P[10]
TYPEC0_TX2N[10]TYPEC0_TX2P[10]
TYPEC0_DM [10]TYPEC0_DP [10]
TYPEC0_RX1N[10]TYPEC0_RX1P[10]
TYPEC0_RX2N[10]TYPEC0_RX2P[10]
VCC5V0_TYPEC0_EN [14]
I2C_SCL_TYPEC [14]I2C_SDA_TYPEC [14]TYPEC0_CC_INT_L [14]
TYPEC0_U2VBUSDET [10]
TYPEC0_SBU2 [10]TYPEC0_SBU1 [10]
TYPEC0_SBU2_DC [10]TYPEC0_SBU1_DC [10]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 19 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 19 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 19 26
V1.2
C2600 100nFC0201 X5R 10V
1 2
R26032MR02015%
12
R26002MR02015%
12
R2606 12K R04025%1 2
C2601 100nFC0201 X5R 10V
1 2
C2605 100nF C0201 X5R 10V1 2
C261022uFC0805X5R10V
12
U2602TPD4E05U06SON10_2R50X1R00X0R50
IN11
IN22
IN34
IN45
OUT46
OUT37
OUT29
OUT110
GN
D1
3
GN
D2
8
C2614100nFC0402X5R16V
12
C2603 100nF C0201 X5R 10V1 2
R260718KR04025%
12
C2607220pFC0402C0G50V
12
R2602 100K R02015%1 2
C2604100nFC0402X5R16V
12
U2603TPD4E05U06SON10_2R50X1R00X0R50
IN11
IN22
IN34
IN45
OUT46
OUT37
OUT29
OUT110
GN
D1
3
GN
D2
8
90R-100MFB2600
COMMON-COIL4P4 3
21
C260910uF
C0805
X5R10V
12
U2600FUSB302MPXMLP14_2R50X2R50X0R80
CC2_11
VBUS2
NC13
VDD4
INT#5
SCL6
SDA7
NC28
GND9
CC1_1010
CC1_1111
VCONN_1212
VCONN_1313
CC2_1414
ePAD15
U2605ESD5302F SOT_23
1 23
C2606 100nF C0201 X5R 10V1 2
R2601 100K R02015%1 2
R2605NC/2.2R/1%
R04021 2
C2608220pFC0402C0G50V
12
U2601SY6280AACSOT_23_5
OCB3
GND2
VOUT1
EN4
IN5
R2604 NC/2.2R/1% R04021 2
U2604ESD5302F SOT_23
1 23
C26131uF
C0402
X5R10V
12
R26084.7KR04021%
12
J2600USB_TYPEC_115H0USB_TYPEC_115H0
GND1A1
SSTX1_PA2 SSTX1_NA3
VBUS_1A4
CC1A5
DP1A6 DM1A7
SBU1A8
VBUS_2A9
SSRX2_NA10
SSRX2_PA11
GND2A12
GND4B12
SSRX1_PB11 SSRX1_NB10
VBUS_4B9
SBU2B8
DM2B7
DP2B6
CC2B5
VBUS_3B4
SSTX2_NB3
SSTX2_PB2
GND3B1
GND_E1E1
GND_E2E2
GND_E3E3
GND_E4E4
GND_E5E5
GND_E6E6
GND_E7E7
GND_E8E8
HOLE_1H1
HOLE_2H2
U2606ESD5302F SOT_23
1 23
C2602 100nF C0201 X5R 10V1 2
C261222uFC0805X5R10V
12
C261110uFC0805X5R 25V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LPDDR3
DDR1_CLK
DDR1_CLKN
DDR0_CLK
DDR0_CLKN
VCC_DDR VCC_DDR VCC1V8_DDR
VCC1V8_DDRVCC_DDR VCC1V8_DDR
VCC_DDR
VCC_DDR VCC_DDR VCC1V8_DDR
VCC_DDR
VREFDQ_DDR1 VREFDQ_DDR0
VREFDQ_DDR1
VCC_DDR
VCC_DDR VCC_DDR
VREFCA_DDR1 VREFCA_DDR0
VCC_DDR
VCC_DDR
VREFCA_DDR1
VCC_DDR
VREFCA_DDR0 VREFDQ_DDR0
DDR1_DQS0P[8]DDR1_DQS0M[8]
DDR1_DQS3P[8]DDR1_DQS3M[8]
DDR1_DM0[8]
DDR1_DM3[8]
DDR1_D0[8]DDR1_D1[8]DDR1_D2[8]DDR1_D3[8]DDR1_D4[8]DDR1_D5[8]DDR1_D6[8]DDR1_D7[8]
DDR1_D24[8]DDR1_D25[8]DDR1_D26[8]DDR1_D27[8]DDR1_D28[8]DDR1_D29[8]DDR1_D30[8]DDR1_D31[8]
DDR0_DM3[8]
DDR0_D24[8]DDR0_D25[8]DDR0_D26[8]DDR0_D27[8]DDR0_D28[8]DDR0_D29[8]DDR0_D30[8]
DDR0_D0[8]DDR0_D1[8]DDR0_D2[8]DDR0_D3[8]DDR0_D4[8]DDR0_D5[8]DDR0_D6[8]DDR0_D7[8]
DDR0_D31[8]
DDR0_DQS0P[8]DDR0_DQS0M[8]
DDR0_DQS3P[8]DDR0_DQS3M[8]
DDR0_DM0[8]
DDR1_A2 [8]DDR1_A1 [8]DDR1_A0 [8]
DDR1_A4 [8]DDR1_A3 [8]
DDR1_A5 [8]
DDR1_A7 [8]DDR1_A6 [8]
DDR1_A9 [8]DDR1_A8 [8]
DDR1_CLK [8]DDR1_CLKN [8]
DDR1_CS0N [8]DDR1_CS1N [8]
DDR1_CKE0 [8]DDR1_CKE1 [8]
DDR1_ODT0 [8]
DDR0_A0 [8]DDR0_A1 [8]DDR0_A2 [8]DDR0_A3 [8]DDR0_A4 [8]DDR0_A5 [8]DDR0_A6 [8]DDR0_A7 [8]
DDR0_A9 [8]DDR0_A8 [8]
DDR0_CLK [8]DDR0_CLKN [8]
DDR0_CS0N [8]DDR0_CS1N [8]
DDR0_CKE0 [8]DDR0_CKE1 [8]
DDR0_ODT0 [8]
DDR0_D18[8]
DDR0_D16[8]DDR0_D17[8]
DDR0_D19[8]DDR0_D20[8]DDR0_D21[8]DDR0_D22[8]DDR0_D23[8]
DDR0_D15[8]
DDR0_D8[8]DDR0_D9[8]
DDR0_D10[8]DDR0_D11[8]DDR0_D12[8]DDR0_D13[8]DDR0_D14[8]
DDR1_D8[8]DDR1_D9[8]
DDR1_D10[8]DDR1_D11[8]DDR1_D12[8]DDR1_D13[8]DDR1_D14[8]DDR1_D15[8]
DDR1_D18[8]
DDR1_D16[8]DDR1_D17[8]
DDR1_D19[8]DDR1_D20[8]DDR1_D21[8]DDR1_D22[8]DDR1_D23[8]
DDR1_DQS1P[8]DDR1_DQS1M[8]DDR1_DQS2P[8]DDR1_DQS2M[8]
DDR1_DM1[8]DDR1_DM2[8]
DDR0_DQS2P[8]DDR0_DQS2M[8]
DDR0_DQS1P[8]DDR0_DQS1M[8]
DDR0_DM1[8]DDR0_DM2[8]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 20 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 20 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 20 26
V1.2
C3623100nFC0402X5R16V
12
R3601 240R R04021%
1 2
C3624100nFC0402X5R16V
12
C36461nFC0402X7R50V
12
R360610KR04021%
12
C3649100nFC0402X5R16V
12
C3616100nFC0402X5R16V
12
C3658 DNPC0201
1 2
C3642100nFC0402X5R16V
12
R3600 240R R04021%
1 2
R3612 51RR0201 5%
1 2
C3637100nFC0402X5R16V
12
C3629100nFC0402X5R16V
12
C365610uFC0603X5R6_3V
12
C3619100nFC0402X5R16V
12
C3632100nFC0402X5R16V
12
C3631100nFC0402X5R16V
12
C362610uFC0603X5R6_3V
12
C3628100nFC0402X5R16V
12
C365510uFC0603X5R6_3V
12
R36111KR04021%
12
C3638100nFC0402X5R16V
12
C3630100nFC0402X5R16V
12
C3609100nFC0402X5R16V
12
R360810KR04021%
12
C36011uFC0402X5R10V
12
R3614 51RR0201 5%
1 2
R361010KR04021%
12
U3600
FBGA178_13R00X11R50X1R20K4E8E304EE-EGCE
DDR_D0P9
DDR_D1N9
DDR_D2N10
DDR_D3N11
DDR_D4M8
DDR_D5M9
DDR_D6M10
DDR_D7M11
DDR_D8F11
DDR_D9F10
DDR_D10F9
DDR_D11F8
DDR_D12E11
DDR_D13E10
DDR_D14E9
DDR_D15D9
DDR_D16/NCT8
DDR_D17/NCT9
DDR_D18/NCT10
DDR_D19/NCT11
DDR_D20/NCR8
DDR_D21/NCR9
DDR_D22/NCR10
DDR_D23/NCR11
DDR_D24/NCC11
DDR_D25/NCC10
DDR_D26/NCC9
DDR_D27/NCC8
DDR_D28/NCB11
DDR_D29/NCB10
DDR_D30/NCB9
DDR_D31/NCB8
DDR_DQS0L10
DDR_DQS0nL11
DDR_DQS1G10
DDR_DQS1nG11
DDR_DQS2P10
DDR_DQS2nP11
DDR_DQS3D10
DDR_DQS3nD11
DDR_DM0L8
DDR_DM1G8
DDR_DM2/NCP8
DDR_DM3/NCD8
DDR_A0R2
DDR_A1P2
DDR_A2N2
DDR_A3N3
DDR_A4M3
DDR_A5F3
DDR_A6E3
DDR_A7E2
DDR_A8D2
DDR_A9C2
DDR_CLKJ3
DDR_CLKnJ2
DDR_CS0L3
DDR_CS1L4
DDR_VREFCAH4
DDR_ZQ0B3
DDR_CKE0K3
DDR_CKE1K4
NU1A1
NU2A2
NU3A12
NU4A13
NU5B1
NU6B13
VD
D2_20
A8
VD
D1_1
A3
VD
D1_2
A4
VD
DQ
_17
A11
VD
DQ
_16
C12
VD
D2_19
A9
VD
DQ
_15
E8
VD
DQ
_14
E12
VD
DQ
_13
G12
VD
D2_18
D4
VD
DQ
_12
H8
VD
DQ
_11
H9
VD
D2_17
D5
DDR_VREFDQJ11
VD
DQ
_10
H11
VD
DQ
_9
J9
VD
DQ
_8
J10
VD
D2_16
D6
VD
DQ
_7
K8
VD
D1_3
A5
VD
DQ
_6
K11
VD
DQ
_5
L12
NU7T1
VD
D2_15
G5
VD
D1_4
A6
NU8T13
NU9U1
NU10U2
NU11U12
NU12U13
DDR_ZQ1B4
VD
D1_5
A10
VD
D1_6
U3
VD
D1_7
U4
VD
D1_8
U5
VD
D1_9
U6
VD
D1_10
U10
VD
DQ
_4
N8
VD
DQ
_3
N12
VD
DQ
_2
R12
VD
DQ
_1
U11
VD
D2_8
K6
VD
D2_9
K5
VD
D2_10
J6
VD
D2_11
J5
VD
D2_12
H12
VD
D2_13
H6
VD
D2_14
H5
VD
D2_1
U9
VD
D2_2
U8
VD
D2_3
P6
VD
D2_4
P5
VD
D2_5
P4
VD
D2_6
L5
VD
D2_7
K12
VD
DC
A1
M2
VD
DC
A2
L2
VD
DC
A3
H3
VD
DC
A4
G2
VD
DC
A5
F2
VS
S1
B2
VS
S2
B5
VS
S3
C5
VS
S4
E4
VS
S5
E5
VS
S6
F5
VS
S7
H2
VS
S8
J12
VS
S9
K2
VS
S10
L6
VS
S11
M5
VS
S12
N4
VS
S13
N5
VS
S14
R4
VS
S15
R5
VS
S16
T2
VS
S17
T3
VS
S18
T4
VS
S19
T5
VS
SQ
1B
6
VS
SQ
2B
12
VS
SQ
3C
6
VS
SQ
4D
12
VS
SQ
5E
6
VS
SQ
6F
6
VS
SQ
7F
12
VS
SQ
8G
6
VS
SQ
9G
9
VS
SQ
10
H10
VS
SQ
11
K10
VS
SQ
12
L9
VS
SQ
13
M6
VS
SQ
14
M12
VS
SQ
15
N6
VS
SQ
16
P12
VS
SQ
17
R6
VS
SQ
18
T6
VS
SQ
19
T12
VS
SC
A1
C3
VS
SC
A2
D3
VS
SC
A3
F4
VS
SC
A4
G3
VS
SC
A5
G4
VS
SC
A6
J4
VS
SC
A7
M4
VS
SC
A8
P3
DDR_ODTJ8
NC1C4
NC2K9
NC3R3
C365410uFC0603X5R6_3V
12
C3636100nFC0402X5R16V
12
C36331nFC0402X7R50V
12
C360810uFC0603X5R6_3V
12
R36091KR04021%
12
R3607768RR04021%
12
C3611100nFC0402X5R16V
12
U3601
FBGA178_13R00X11R50X1R20K4E8E304EE-EGCE
DDR_D0P9
DDR_D1N9
DDR_D2N10
DDR_D3N11
DDR_D4M8
DDR_D5M9
DDR_D6M10
DDR_D7M11
DDR_D8F11
DDR_D9F10
DDR_D10F9
DDR_D11F8
DDR_D12E11
DDR_D13E10
DDR_D14E9
DDR_D15D9
DDR_D16/NCT8
DDR_D17/NCT9
DDR_D18/NCT10
DDR_D19/NCT11
DDR_D20/NCR8
DDR_D21/NCR9
DDR_D22/NCR10
DDR_D23/NCR11
DDR_D24/NCC11
DDR_D25/NCC10
DDR_D26/NCC9
DDR_D27/NCC8
DDR_D28/NCB11
DDR_D29/NCB10
DDR_D30/NCB9
DDR_D31/NCB8
DDR_DQS0L10
DDR_DQS0nL11
DDR_DQS1G10
DDR_DQS1nG11
DDR_DQS2P10
DDR_DQS2nP11
DDR_DQS3D10
DDR_DQS3nD11
DDR_DM0L8
DDR_DM1G8
DDR_DM2/NCP8
DDR_DM3/NCD8
DDR_A0R2
DDR_A1P2
DDR_A2N2
DDR_A3N3
DDR_A4M3
DDR_A5F3
DDR_A6E3
DDR_A7E2
DDR_A8D2
DDR_A9C2
DDR_CLKJ3
DDR_CLKnJ2
DDR_CS0L3
DDR_CS1L4
DDR_VREFCAH4
DDR_ZQ0B3
DDR_CKE0K3
DDR_CKE1K4
NU1A1
NU2A2
NU3A12
NU4A13
NU5B1
NU6B13
VD
D2_20
A8
VD
D1_1
A3
VD
D1_2
A4
VD
DQ
_17
A11
VD
DQ
_16
C12
VD
D2_19
A9
VD
DQ
_15
E8
VD
DQ
_14
E12
VD
DQ
_13
G12
VD
D2_18
D4
VD
DQ
_12
H8
VD
DQ
_11
H9
VD
D2_17
D5
DDR_VREFDQJ11
VD
DQ
_10
H11
VD
DQ
_9
J9
VD
DQ
_8
J10
VD
D2_16
D6
VD
DQ
_7
K8
VD
D1_3
A5
VD
DQ
_6
K11
VD
DQ
_5
L12
NU7T1
VD
D2_15
G5
VD
D1_4
A6
NU8T13
NU9U1
NU10U2
NU11U12
NU12U13
DDR_ZQ1B4
VD
D1_5
A10
VD
D1_6
U3
VD
D1_7
U4
VD
D1_8
U5
VD
D1_9
U6
VD
D1_10
U10
VD
DQ
_4
N8
VD
DQ
_3
N12
VD
DQ
_2
R12
VD
DQ
_1
U11
VD
D2_8
K6
VD
D2_9
K5
VD
D2_10
J6
VD
D2_11
J5
VD
D2_12
H12
VD
D2_13
H6
VD
D2_14
H5
VD
D2_1
U9
VD
D2_2
U8
VD
D2_3
P6
VD
D2_4
P5
VD
D2_5
P4
VD
D2_6
L5
VD
D2_7
K12
VD
DC
A1
M2
VD
DC
A2
L2
VD
DC
A3
H3
VD
DC
A4
G2
VD
DC
A5
F2
VS
S1
B2
VS
S2
B5
VS
S3
C5
VS
S4
E4
VS
S5
E5
VS
S6
F5
VS
S7
H2
VS
S8
J12
VS
S9
K2
VS
S10
L6
VS
S11
M5
VS
S12
N4
VS
S13
N5
VS
S14
R4
VS
S15
R5
VS
S16
T2
VS
S17
T3
VS
S18
T4
VS
S19
T5
VS
SQ
1B
6
VS
SQ
2B
12
VS
SQ
3C
6
VS
SQ
4D
12
VS
SQ
5E
6
VS
SQ
6F
6
VS
SQ
7F
12
VS
SQ
8G
6
VS
SQ
9G
9
VS
SQ
10
H10
VS
SQ
11
K10
VS
SQ
12
L9
VS
SQ
13
M6
VS
SQ
14
M12
VS
SQ
15
N6
VS
SQ
16
P12
VS
SQ
17
R6
VS
SQ
18
T6
VS
SQ
19
T12
VS
SC
A1
C3
VS
SC
A2
D3
VS
SC
A3
F4
VS
SC
A4
G3
VS
SC
A5
G4
VS
SC
A6
J4
VS
SC
A7
M4
VS
SC
A8
P3
DDR_ODTJ8
NC1C4
NC2K9
NC3R3
R3602 240R R04021%
1 2
C3606100nFC0402X5R16V
12
C360010uFC0603X5R6_3V
12
C362110uFC0603X5R6_3V
12
C36471nFC0402X7R50V
12
C3617100nFC0402X5R16V
12
C3604100nFC0402X5R16V
12
C36521nFC0402X7R50V
12
C3625100nFC0402X5R16V
12
R3605768RR04021%
12
C36351uFC0402X5R10V
12
C3610100nFC0402X5R16V
12
C3657 DNPC0201
1 2
C36481nFC0402X7R50V
12
C36071nFC0402X7R50V
12
C36201nFC0402X7R50V
12
C3605100nFC0402X5R16V
12
C3622100nFC0402X5R16V
12
C3603100nFC0402X5R16V
12
C36141uFC0402X5R10V
12
C3615100nFC0402X5R16V
12
C3602100nFC0402X5R16V
12
C3618100nFC0402X5R16V
12
R3613 51RR0201 5%
1 2
C361310uFC0603X5R6_3V
12
C36271uFC0402X5R10V
12
C36531nFC0402X7R50V
12
C3644100nFC0402X5R16V
12
C36451nFC0402X7R50V
12
C36411nFC0402X7R50V
12
R3603 240R R04021%
1 2
C3643100nFC0402X5R16V
12
R360410KR04021%
12
C36511nFC0402X7R50V
12
C3640100nFC0402X5R16V
12
C3612100nFC0402X5R16V
12
R3615 51RR0201 5%
1 2
C3639100nFC0402X5R16V
12
C363410uFC0603X5R6_3V
12
C36501nFC0402X7R50V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Note:Reserve PAD for Update.
eMMC FLASH
EMMC_D0EMMC_CMD
EMMC_CLKO
VCC3V3_SYS
VCC_1V8
VCC_1V8VCC3V3_SYS
VCC_1V8
VCC3V3_SYS
EMMC_STRB[9]
EMMC_D0[9]EMMC_D1[9]EMMC_D2[9]EMMC_D3[9]EMMC_D4[9]EMMC_D5[9]EMMC_D6[9]EMMC_D7[9]
EMMC_CMD[9]
EMMC_CLKO[9]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 21 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 21 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 21 26
V1.2
R4000 10K R04025%1 2
C4000 2.2uFC0603 X5R 10V
1 2
TP4008
C40034.7uFC0603X5R10V
12
KLM8G1GEAC-B031U4000A
INAND_169
DATA1H4
DATA2H5
VCC3N5
DATA6J5
VCCQ5K6
VCCQ1AA5
VCC1U9
VCCQ2AA3
DATA3J2
VSSQ2AA4
VSSQ3Y5
VSSQ1AA6
VSSQ5K4
DATA5J4
VSS4M7
DATA0H3
VSS1U8
VSS3P5
CLKW6
CMDW5
VSS2R10
VDDiK2
VCC2T10
VSSQ4Y2
DATA7J6
DATA4J3
VCC4M6
VCCQ3Y4
VCCQ4W4
VSS5H6
VSS6T5
RST_nU5
RCLKR5
VSF1M9
VSF2M10
VSF4U10 VSF3N10
TP4007
C40014.7uFC0603X5R10V
12
SW1500TD-36EATD-36EA
22
11
TP4000TP4001
ED1500ESD5451N
ESD0402
12
C4002100nFC0402X5R16V
12
C4004100nFC0402X5R16V
12
C400622uFC0603X5R 6.3V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
RF Microstrip Z0= 50 ohm
up to 1A
RF Microstrip Z0= 50 ohm
SDIO WIFI/BT MODULE-MIMO
BT_WAKE_LBT_HOST_WAKE_L
WIFI_REG_ON_HWIFI_HOST_WAKE_L/SDIO_CMD/SDIO_CLK
/SDIO_D2/SDIO_D3
/SDIO_D0/SDIO_D1
BT_REG_ON_H
UART0_TXDUART0_RXD
UART0_CTSUART0_RTS
/SDIO_CMD
/SDIO_D2
/SDIO_D3
/SDIO_CLK
SDIO0_CMD
SDIO0_D0
SDIO0_D1
SDIO0_D2
SDIO0_D3
SDIO0_CLK
/SDIO_D0
/SDIO_D1
VCC3V3_SYS
VCC_1V8RTC_CLKO_WIFI[17,22]
SDIO0_D0 [14]SDIO0_D1 [14]SDIO0_D2 [14]SDIO0_D3 [14]SDIO0_CMD [14]SDIO0_CLK [14]
BT_WAKE_L [14]BT_HOST_WAKE_L [7]
WIFI_REG_ON_H [7]WIFI_HOST_WAKE_L [7]
BT_REG_ON_H [7]
UART0_TXD [14]UART0_RXD [14]
UART0_RTS [14]
UART0_CTS [14]
RTC_CLKO_WIFI [17,22]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 22 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 22 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 22 26
V1.2
ANT6302
ANT_IPEX2ANT_CON
ANT2
GND21
GND3
C6319100nFC0402X5R 16V
12
J6300W3006
ANT103215
ANT1
GND2
L63004.7uHIND_3030120.90A 0.12ohm
C6320DNPC0402
12
C630110pFC0402C0G50V
1 2
C631810uFC0603X5R 6.3V
12
Y630037.4MHzCRY4_3R20X2R50X0R80
XIN1
GND12
XOUT3
GND24
R6300 22R R04025%1 2
C63068pFC0402C0G 50V
12
C630010pFC0402C0G50V
1 2
R6301 33R R04025%1 2
J6301W3006
ANT103215
ANT1
GND2
ANT6303
ANT_IPEX2ANT_CON
ANT2
GND21
GND3
C6314 DNPC0402
1 2
R6302 33R R04025%1 2
C6321DNP
C0402
12
U6300AP6356SAP6354
/AP6356S
WL/B
T_A
NT
02
PCIE_CLKREQ_L/PA_3P337
NC
/PC
IE_R
EF
CLK
_P
35
GND_1239
PC
M_C
LK
30
BT_REG_ON38
VB
AT
36
UART_TXD40
XTAL_OUT13
GN
D_2
3
GN
D_1
1
NC
/PC
IE_R
EF
CLK
_N
33
LP
O31
GN
D_7
8VIN_LDO
25
VIN
_LD
O_O
UT
26
PC
M_S
YN
C27
PC
M_IN
28
SDIO_DATA_122
NC/PCIE_PME_L24
XTAL_IN14
SDIO_DATA_CLK18 SDIO_DATA_CMD17 WL_HOST_WAKE16
SDIO_DATA_319
WL_REG_ON15
WL_A
NT
19
PA_PU/PCIE_PERST12
VD
DIO
34
GN
D_3
4G
ND
_4
5
GN
D_8
10
GN
D_9
11
SDIO_DATA_220
UART_RTS_N42UART_CTS_N43
UART_RXD41
PCIE_RDN/NC44
GN
D_11
32
GN
D_5
6G
ND
_6
7
SDIO_DATA_021
PC
M_O
UT
29
GND_1023
PCIE_RDP/NC45PCIE_TDN/NC46PCIE_TDP/NC47GPIO8_9/MODE SEL48BT_WAKE49BT_HOST_WAKE50
R6303 33R R04025%1 2
C63078pFC0402C0G 50V
12
R6305 33R R04025%1 2
R6304 33R R04025%1 2
C631710uFC0603X5R 6.3V
12
C63084.7uFC0603X5R10V
12
C63154.7uFC0603X5R10V
12
C6316100nFC0402X5R 16V
12
R6306 33R R04025%1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
TF CARD
VCC3V0_SD
VCC3V0_SD
SDMMC0_D2[9]SDMMC0_D3[9]
SDMMC0_CMD[9]
SDMMC0_CLK[9]
SDMMC0_D0[9]SDMMC0_D1[9]
SDMMC0_DET_L[7]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 23 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 23 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 23 26
V1.2
ED8102ESD5311NESD0402
12
ED8105ESD5311NESD0402
12
R8101 33R R0402 5%1 2
C8101100nFC0402X5R16V
12
ED8106ESD5311NESD0402
12
R8103 33R R0402 5%1 2
R8102 0R R0402 5%1 2
R8106 33R R0402 5%1 2
ED8103ESD5311NESD0402
12
R8104 33R R0402 5%1 2
ED8101ESD5311NESD0402
12
R8105 33R R0402 5%1 2
C810010uFC0603X5R6.3V
12
ED8104ESD5311NESD0402
12
J8100TF-CKT01-009DTFK_1
CD/DATA32
CMD3
VDD4
CLK5
VSS6
DATA07
DATA18
CD9
G110
DATA21
G211
G312
G413
ED8100ESD5311NESD0402
12
R8100 33R R0402 5%1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
HDMI Output
HDMI_TX2P
HDMI_TX0P
HDMI_TXCP
HDMI_TX1N
HDMI_TX1P
HDMI_TXCP
HDMI_TXCN
HDMI_TX2N
HDMI_TX0N
HDMI_TX1N
HDMI_TX0P
HDMI_TX2P
HDMI_TXCN
HDMI_TX2N
HDMI_TX1P
HDMI_TX0N
DDC_SCL
DDC_SDA HDMI_CEC PORT_CEC
PORT_HPD
PORT_CEC
HDMI_TX0P
HDMI_TXCN
HDMI_TX2N
DDC_SDA
HDMI_TX1P
HDMI_TX0N HDMI_TXCP
HDMI_TX2P
HDMI_TX1N
DDC_SCL
PORT_CEC PORT_CEC
DDC_SDA
DDC_SCL
DDC_SDA
PORT_HPD
DDC_SCL
PORT_HPD
VCC_3V0
VCC_3V0
VCC3V3_SYSVCC3V3_SYS
VCC5V0_HDMI
VCC5V0_HDMI
VCC5V0_SYS
I2C_SCL_HDMI[14,24]
I2C_SDA_HDMI[14,24]
HDMI_TX0N [13]HDMI_TX0P [13]
HDMI_TX1P [13]HDMI_TX1N [13]HDMI_TX2P [13]HDMI_TX2N [13]HDMI_TXCP [13]HDMI_TXCN [13]
PORT_HPD [13]I2C_SCL_HDMI [14,24]I2C_SDA_HDMI [14,24]
HDMI_CEC [14]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 24 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 24 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 24 26
V1.2
C82011uFC0402X5R 10V
12
U8201TPD4E05U06SLP2510P8DNP
IN11
IN22
IN34
IN45
OUT46
OUT37
OUT29
OUT110
GN
D1
3
GN
D2
8
D8200B5819WSSOD_323
12
Q82002SK3018SOT_323
3
1
2
R820456KR04025%
12
R82031.5KR04025%
12
D8201B5819WSSOD_323
12
U8200TPD4E05U06SLP2510P8DNP
IN11
IN22
IN34
IN45
OUT46
OUT37
OUT29
OUT110
GN
D1
3
GN
D2
8
Q82012SK3018SOT_323
3
1
2
R82004.7KR04025%
12
J8200HDMI_AHDMIA19S
1 23 45 67 89 10
11 1213 1415 1617 1819
20
21
22
23
R82024.7KR04025%
12
R820556KR04025%
12
U8202TPD4E05U06SLP2510P8DNP
IN11
IN22
IN34
IN45
OUT46
OUT37
OUT29
OUT110
GN
D1
3
GN
D2
8
R82011.5KR04025%
12
Q82022SK3018SOT_323
3
1
2
C8200100nFC0402X5R 16V
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Note : 3 . 3 V供内内供供供 1. 5 A
PCIe NGFF/M.2
PCIE_CLKREQ_3V3_L
PCIE_CLKREQ_3V3_LPCIE_PERST_3V3_L
PCIE_PERST_3V3_L
VCC3V3_PCIE
VCC3V3_PCIE
VCC_1V8 VCC3V3_PCIE
VCC3V3_PCIE
VCC_1V8 VCC3V3_PCIE
VCC3V3_PCIEVCC5V0_SYS
PCIE_CLKREQ_L[14]
PCIE_RX0_N[15]PCIE_RX0_P[15]
PCIE_REF_CLK_N[15]PCIE_REF_CLK_P[15]
PCIE_TX0N[15]
PCIE_TX0P[15]
PCIE_RX1_N[15]PCIE_RX1_P[15]
PCIE_TX1N[15]
PCIE_TX1P[15]
PCIE_RX2_N[15]PCIE_RX2_P[15]
PCIE_TX2N[15]
PCIE_TX2P[15]
PCIE_RX3_N[15]PCIE_RX3_P[15]
PCIE_TX3N[15]
PCIE_TX3P[15]
MAC_TXEN [14]
MAC_CLK [14]
MAC_RXER [14]
SPI4_CLK [14,26]SPI4_CS [14,26]
SPI4_RX [14,26]SPI4_TX [14,26]
UART3_RX [14,26]
SPI0_CLK [14,26]SPI0_CS [14,26]
UART3_RTS [14,26]
UART3_TX [14,26]
UART3_CTS [14,26]
SPI0_RX [14,26]SPI0_TX [14,26]
MAC_MDC [14]
PCIE_PWR[12]
MAC_MDIO[14]
MAC_RXDV [14]
PCIE_PERST_L[12]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 25 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 25 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 25 26
V1.2
R8510 NC R02011 2
C222510uF/16VC0603
C850622uFC0603X5R6.3V
12
R852530K%1R0402
R8519 NC R02011 2
R8507 NC R02011 2
C22190.1uFC0402
Q8502WNM2021-3/TRSOT_323
3
1
2
R8511 NC R02011 2
C22260.1uFC0402
C8501 100nFC0201 X5R 10V
1 2
C8512 100nFC0201 X5R 10V
1 2
R852247KR04025%
12
R22298K2%1R0402
U90002MP1495S
IN2
EN6
VCC7
AAM1
FB8
SW3
BST5
GND4
R8520 NC R02011 2
C8509100nFC0402X5R16V
12
R8516 NC R02011 2
PCIE M.2 NGFFM-KEY SOCKET
U8500M.2 NGFF MKEY SOCKET
GND1
3.3V2
GND3
3.3V4
PERn35
NC6
PERp37
NC8
GND9
DAS/DSS#10
PETn311
3.3V12
PETp313
3.3V14
GND15
3.3V16
PERn217
3.3V18
PERp219
NC20
GND21
NC22
PETn223
NC32
NC34
NC36
DEVSLP38
NC40GND
39 PETp137
PERn0/SATA-B+41
PETn135 GND33
NC42
PERp0/SATA-B-43
NC44
GND45
NC46
PETn0/SATA-A-47
NC48
PETp0/SATA-A+49
PERST#50
GND51
CLKREQ#52
REFCLKN53
PEWake#54
REFCLKP55
NC56
GND57
NC58
NC67
SUSCLK68
PEDET69
3.3V70
GND71
3.3V72
3.3V74
GND75 GND73
GN
D76
GN
D77
NC24
NC26
NC28
NC30
PETp225
GND27
PERn129
PERp131
C8500 100nFC0201 X5R 10V
1 2
R850647KR04025%
12
R222715K%1R0402
R8512 NC R02011 2
C8508100nFC0402X5R16V
12
R8508 NC R02011 2
C850710uFC0603X5R6.3V
12
C8513 100nFC0201 X5R 10V
1 2
R2226100KR0402
R222810KR0402
C222015pFC0402
R8517 NC R02011 2
R8513 NC R02011 2
C8510 100nFC0201 X5R 10V
1 2
R8521 10K R04025%1 2
C222322uF/16VC0805
R8509 NC R02011 2
C8514 100nFC0201 X5R 10V
1 2
C850522uFC0603X5R6.3V
12
L22024.7uH/3AIND-5X5
C222422uF/16VC0805
R8518 NC R02011 2
Q8504WNM2021-3/TRSOT_323
3
1
2
C8511 100nFC0201 X5R 10V
1 2R8514 NC R02011 2
R852410RR0402
C8515 100nFC0201 X5R 10V
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
注注：需组内内 VCCB>=VC C A 。
IR
UART3_RTS-
UART3_TX-UART3_CTS-
SPI0_CS-SPI0_RX-
SPI0_TX-
SPI0_CLK-
SPI0_CS-
SPI0_TX-SPI0_CLK-
SPI0_RX-
SPI4_CS-
SPI4_TX-SPI4_CLK-
SPI4_RX-
UART3_RX-
SPI4_CS-
SPI4_TX-
SPI4_CLK-SPI4_RX-
UART3_RTS-
UART3_TX-UART3_CTS-
UART3_RX-
VCC3V3_SYSVCC_1V8
VCC_1V8
GND
GND
VCC3V3_SYSVCC_1V8
VCC_1V8
GND
GND
VCC3V3_SYSVCC_1V8
VCC_1V8
GND
GND
GND
GND
GND GND
VCC_1V8VCC5V0_SYS
VCC12V_DCIN
VCC_1V8
MIPI_MCLK1[12]MIPI_MCLK0[12]
HOST1_DM[10]HOST1_DP[10]
I2C2_SDA [12]I2C2_SCL [12]
I2C7_SDA [12]I2C7_SCL [12]
I2C1_SDA[14]I2C1_SCL[14]I2C6_SDA[12]I2C6_SCL[12]
UART4_RX[14]UART4_TX[14]
I2S0_SDO0 [14]I2S0_SCLK [14]I2S0_LRCK_TX [14]
I2S0_SDI0 [14]
UART3_CTS [14,25]UART3_RTS [14,25]
UART3_TX [14,25]
GPIO0_A6[7]
SPI0_CLK [14,25]SPI0_CS [14,25]
SPI0_RX [14,25]SPI0_TX [14,25]
SPI4_CLK [14,25]SPI4_CS [14,25]
SPI4_RX [14,25]SPI4_TX [14,25]
UART3_RX [14,25]
GPIO0_A2 [7]GPIO1_B1[14] GPIO1_B2 [14]
GPIO3_D5[14]GPIO3_D4[14]GPIO3_D1[14]
GPIO1_C2[14]
GPIO4_A0 [14]GPIO4_A3 [14]GPIO4_A4 [14]GPIO1_C7 [14]
RESET_L [7,17]PMIC_PWRON [17]
MIPI_TX_CLKN [13]
MIPI_TX_D0N [13]
MIPI_TX_D1P [13]MIPI_TX_D1N [13]
MIPI_TX_D0P [13]
MIPI_TX_CLKP [13]
MIPI_TX/RX_CLKN[12]MIPI_TX/RX_CLKP[12]
MIPI_TX/RX_D1N[12]
MIPI_TX/RX_D0N[12]MIPI_TX/RX_D0P[12]
MIPI_TX/RX_D1P[12]
MIPI_TX/RX_D3N[12]
MIPI_TX/RX_D2N[12]MIPI_TX/RX_D2P[12]
MIPI_TX/RX_D3P[12]
MIPI_RX0_CLKP [12]MIPI_RX0_CLKN [12]
MIPI_RX0_D0P [12]MIPI_RX0_D0N [12]
MIPI_RX0_D1P [12]MIPI_RX0_D1N [12]
MIPI_RX0_D2P [12]MIPI_RX0_D2N [12]
MIPI_RX0_D3P [12]MIPI_RX0_D3N [12]
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 26 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 26 26
V1.2
Project:
File:
Date:
96rocks.com
Designed by:
Rev:
Sheet: of
Friday, June 08, 2018
<Page name>
RK3399_ROCK960
<designer> 26 26
V1.2
U8503
PI4ULS5V104GAEX
A2B3
A3C3
A4D3
A1A3
GNDD2
B2B1
B3C1
VCCBA2
B1A1
VCCAB2
B4D1
OEC2
U8501
PI4ULS5V104GAEX
A2B3
A3C3
A4D3
A1A3
GNDD2
B2B1
B3C1
VCCBA2
B1A1
VCCAB2
B4D1
OEC2
R8523
100K
R0402
5%
1 2
C8621100nFC0402
CON8601
2X30-F-0.8MM
SD-D0/SPI1-DOUT1
CSI0-C+2
SD-D13
CSI0-C-4
SD-D25
GND6
SD-D3/SPI1-CS7
CSI0-D0+8
SD-CLK/SPI1-SCLK9
CSI0-D0-10
SD-CMD/SPI1-DIN11
GND12
GND13
CSI0-D1+14
CLK0/CSI0-MCLK15
CSI0-D1-16
CLK1/CSI1-MCLK17
GND18
GND19
CSI0-D2+20
DSI-CLK+21
CSI0-D2-22
DSI-CLK-23
GND24
GND25
CSI0-D3+26
DSI-D0+27
CSI0-D3-28
DSI-D0-29
GND30
GND31
I2C2-SCL32
DSI-D1+33
I2C2-SDA34
DSI-D1-35
I2C3-SCL36
GND37
I2C3-SDA38
DSI-D2+39
GND40
DSI-D2-41
CSI1-D0+42
GND43
CSI1-D0-44
DSI-D3+45
GND46
DSI-D3-47
CSI1-D1+48
GND49
CSI1-D1-50
USB-D+51
GND52
USB-D-53
CSI1-C+54
GND55
CSI1-C-56
HSIC-STR57
GND58
HSIC-DATA59
RESERVED60
C8622100nF
C0402
CON8600
2X20-F-2MM
GND1
GND2
UART0-CTS3
PWR-BTN-N4
UART0-TX5
RST-BTN-N6
UART0-RX7
SPI0-SCLK8
UART0-RTS9
SPI0-DIN10
UART1-TX11
SPI0-CS12
UART1-RX13
SPI0-DOUT14
I2C0-SCL15
PCM-FS/I2S-WC16
I2C0-SDA17
PCM-CLK/I2S-BC18
I2C1-SCL19
PCM-DO/I2S-DO20
I2C1-SDA21
PCM-DI/I2S-DI22
GPIO-A23
GPIO-B24
GPIO-C25
GPIO-D26
GPIO-E27
GPIO-F28
GPIO-G29
GPIO-H30
GPIO-I31
GPIO-J32
GPIO-K33
GPIO-L34
+1V835
SYS-DCIN36
+5V37
SYS-DCIN38
GND39
GND40
U8502
PI4ULS5V104GAEX
A2B3
A3C3
A4D3
A1A3
GNDD2
B2B1
B3C1
VCCBA2
B1A1
VCCAB2
B4D1
OEC2
C8619100nFC0402
C8623100nF
C0402
C8624100nFC0402
C8620100nF
C0402
![MAX14746/MAX14747 etetion ith mart oer eetor i hargers€¦ · SysMin[2:0] =101, VBAT < 3.4V 4.1 SysMin[2:0] =110, VBAT < 3.4V 4.2 SysMin[2:0] =111, VBAT < 3.4V 4.3 Charger Current](https://static.fdocuments.in/doc/165x107/5f056b117e708231d412dd78/max14746max14747-etetion-ith-mart-oer-eetor-i-hargers-sysmin20-101-vbat-.jpg)
