Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW...

17
Signal Path Block Diagram HF Receiver SAW Roofing Filter 1st Mixer 1st IF Amp 2nd Mixer Channel Filters 2nd IF Amp Center 86.85 MHz MURATA PX1002 AD831 AD603 AD8342 BW 25 kHz AD603 82.85...52.85 MHz 1st LO 2nd LO 76.15 MHz Center 10.7 MHz -10 dBm 0 dBm RF in 10 kHz...30 MHz HF AGC IF AGC PLL Det Amp Limiter/RSSI AF Pre-Amp AF Pwr Amp Speaker Out RSSI and Level Plan Audio Gain Microprocessor Control +10 dB -12 dB -10...+30 dB +3.5 dB -7 dB +0...+40 dB +60 dB Gain/Loss: Front Panel and Display 1st LO 2nd LO +11 dB Band-Pass 10 kHz...30 MHz Bandwidth Select Audio Switch Detection Mode AD603 Gain Distrib. AD8306 90° I/Q Demodulator, Quadrature PLL AD607 + - + + LSB USB AM Audio AGC long/short/hang/manual 90° Q I Limited IF Base- band Phase Shifter PLL AM/SSB Switch BFO PLL 10.7 MHz +/- 3.5 kHz Manual Gain Control Line Out I/Q Mixer Level: 57 mVpk (-15 dBm) nominal level, 150 mVpk (-7 dBm) max Corresponding IF Signal Levels: 40 mVpk (-18 dBm) nominal level, 200 mVpk (-10 dBm) max +18 dB +9 dB -15 dB +0...+40 dB Si5341 Si5341 Si5341 Gain Distrib. Gain Distrib. Kommerzielle Nutzung untersagt Commercial use prohibited +5 dBm PLL Band Pass 150 Hz ...2.7 kHz A D A D AGC Controller SSB Audio Chebyshev Filter and Transformer TR1 Swichable Attenuator 0 dB Gain/Loss: -20 dB A6 Attenuator in/out DC Block 0 dB Fixed Attenuator -3 dB A B C D E F 1 2 3 4 5 6 7 8 Rev Änderungs-Nr. Tag Name Bearb. Gepr. Tag Name Benennung Zeichnungs-Nr. zu Gerät zu Anlage 1/1 11.05.2017 23:29 Blatt Dr. Mario Hellmich Salzgitter

Transcript of Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW...

Page 1: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

Signal Path Block Diagram

HF Receiver

SAW Roofing Filter1st Mixer 1st IF Amp 2nd Mixer ChannelFilters

2nd IF Amp

Center 86.85 MHz

MURATA PX1002AD831 AD603 AD8342

BW 25 kHz

AD603

82.85...52.85 MHz

1st LO 2nd LO76.15 MHz

Center 10.7 MHz

-10 dBm 0 dBm

RF in10 kHz...30 MHz

HF AGC IF AGC

PLL

Det Amp Limiter/RSSIAF Pre-Amp AF Pwr Amp

Speaker Out

RSSI

and Level Plan

Audio Gain

Microprocessor Control

+10 dB -12 dB -10...+30 dB +3.5 dB -7 dB +0...+40 dB +60 dBGain/Loss:

Front Panel and Display

1st LO 2nd LO

+11 dB

Band-Pass10 kHz...30 MHz

Ban

dwid

th S

elec

t

Audio Switch

Det

ection

Mod

e

AD603

GainDistrib.

AD8306

90°

I/Q Demodulator, Quadrature PLLAD607

+-

+

+

LSB

USB

AM Audio

AG

C lo

ng/s

hort

/han

g/m

anua

l

90°

Q

I

Limited IF

Base-band Phase Shifter

PLL

AM

/SSB

Sw

itch

BFO

PLL

10.7 MHz+/- 3.5 kHz

Manual GainControl

Line Out

I/Q Mixer Level:57 mVpk (-15 dBm)nominal level,150 mVpk (-7 dBm) max

Corresponding IF Signal Levels:40 mVpk (-18 dBm)nominal level,200 mVpk (-10 dBm) max

+18 dB +9 dB-15 dB

+0...+40 dB

Si5341 Si5341

Si5341

GainDistrib.

GainDistrib.

Kommerzielle Nutzung untersagtCommercial use prohibited

+5 dBm

PLL

Band Pass150 Hz ...2.7 kHz

AD

AD

AGCController

SSB Audio

Chebyshev Filterand Transformer TR1

Swichable Attenuator

0 dBGain/Loss: -20 dB

A6

Attenuator in/out

DC Block

0 dB

FixedAttenuator

-3 dB

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

1/1 11.05.2017 23:29Blatt

Dr. Mario HellmichSalzgitter

Page 2: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

Mains In

A5

A3

A4

A2

A1

A6

2A / 1A

GND

Fan

GND

Schurter KFSIEC 60320-1/C14 Conn. with Mains Filter

Voltage Selector (Shown in 230V Position)

LineSwitch Heatsink

Rotary Encoder

SPI

Inte

rfac

e

50 Ohms Coaxial CableSMA Connectors

Ant

COR

Audio

AF-Gain

RF-Gain

Phones

GND Connected to Mains Earththrough Mounting Bolts in all Assembliesto Chassis to Circuit GND

KK1

13

2

13

2

TR1S1

F1

S2

1.11.2

2.12.2

3.13.2

4.14.2

1.11.2

2.12.23.13.2

4.14.25.15.2

6.16.2

MOT1

A5-X2-1

A5-X2-2

A5-X1-1A5-X1-2A5-X1-3A5-X1-4A5-X1-5

A5-SV1-1A5-SV1-2A5-SV1-3A5-SV1-4A5-SV1-5A5-SV1-6A5-SV1-7A5-SV1-8A5-SV1-9A5-SV1-10A5-SV1-11A5-SV1-12A5-SV1-13A5-SV1-14

A3-SV1-1A3-SV1-2A3-SV1-3A3-SV1-4A3-SV1-5A3-SV1-6A3-SV1-7A3-SV1-8A3-SV1-9A3-SV1-10A3-SV1-11A3-SV1-12A3-SV1-13A3-SV1-14

A3-SV3-1A3-SV3-2A3-SV3-3A3-SV3-4A3-SV3-5A3-SV3-6A3-SV3-7A3-SV3-8A3-SV3-9

A3-SV3-10A3-SV3-11A3-SV3-12A3-SV3-13A3-SV3-14A3-SV3-15A3-SV3-16A3-SV3-17A3-SV3-18A3-SV3-19A3-SV3-20A3-SV3-21A3-SV3-22A3-SV3-23A3-SV3-24A3-SV3-25A3-SV3-26

A4-SV1-1A4-SV1-2A4-SV1-3A4-SV1-4A4-SV1-5A4-SV1-6A4-SV1-7A4-SV1-8A4-SV1-9A4-SV1-10A4-SV1-11A4-SV1-12A4-SV1-13A4-SV1-14A4-SV1-15A4-SV1-16A4-SV1-17A4-SV1-18A4-SV1-19A4-SV1-20A4-SV1-21A4-SV1-22A4-SV1-23A4-SV1-24A4-SV1-25A4-SV1-26

A4-X1-1A4-X1-2A4-X1-3A4-X1-4

A3-SV2-1A3-SV2-2A3-SV2-3A3-SV2-4A3-SV2-5A3-SV2-6A3-SV2-7A3-SV2-8A3-SV2-9A3-SV2-10A3-SV2-11A3-SV2-12A3-SV2-13A3-SV2-14A3-SV2-15A3-SV2-16A3-SV2-17A3-SV2-18A3-SV2-19A3-SV2-20

A3-SV4-1A3-SV4-2A3-SV4-3A3-SV4-4A3-SV4-5A3-SV4-6

A2-SV1-1A2-SV1-2A2-SV1-3A2-SV1-4A2-SV1-5A2-SV1-6A2-SV1-7A2-SV1-8A2-SV1-9

A2-SV1-10A2-SV1-11A2-SV1-12A2-SV1-13A2-SV1-14A2-SV1-15A2-SV1-16A2-SV1-17A2-SV1-18A2-SV1-19A2-SV1-20

A1-SV1-1A1-SV1-2A1-SV1-3A1-SV1-4A1-SV1-5A1-SV1-6A1-SV1-7A1-SV1-8A1-SV1-9

A1-SV1-10

A1-SV2-1A1-SV2-2A1-SV2-3A1-SV2-4A1-SV2-5A1-SV2-6A1-SV2-7A1-SV2-8A1-SV2-9

A1-SV2-10

A2-SV2-1A2-SV2-2A2-SV2-3A2-SV2-4A2-SV2-5A2-SV2-6A2-SV2-7A2-SV2-8A2-SV2-9A2-SV2-10

L1

NPE

A1-X1

A1-X2

A1-X3

A3-X3

A3-X4

A3-X5

A2-X1

A1-X4

A2-X3

A6-X1A6-X2

A6-X3-1A6-X3-2

A2-X2-1A2-X2-2A2-X2-3

A2-X4-1A2-X4-2A2-X4-3

A2-X5-1A2-X5-2

A3-X6-1A3-X6-2

A3-X1-1A3-X1-2

A3-X2-1A3-X2-2

2

AC1AC1

AC2

AC2

AC3

AC3

AC4

AC4

AC5

AC5

RFG-ARFG-A

RFG-S RFG-SRFG-E

RFG-E

AFG-A

AFG-A

AFG-S

AFG-S

AFG-E

AFG-E

Wiring DiagramHF Receiver

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

1/1 13.05.2017 17:23Blatt

Dr. Mario HellmichSalzgitter

M

Page 3: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

Connector Pin Assignment

HF Receiver

A1SV1 A2SV2Connection

Signal Pins

GND

+5V

3, 4

-5V

GAIN-CTRL

BW1

BW2

5, 6

1, 2

10

7

8

BW3 9

A2SV1 A3SV2Connection

Signal Pins

GND

+5V

3, 4, 5, 6

-5V

+5V dig

BWC1

BWC2

7, 8

1, 2

9, 10

11

12

AGC-LONG 13

10 Pin Header AGC-SHORT

AGC-ON

DET1

DET2

RSSI

GAIN-CTRL

14

15

16

17

18

19

Assembly Connections Pin Assignment

Signal Decoding

20 Pin Header

Signal "Detection Mode Code"

DET1 Designation

0

0

AM

1

1

USB

LSB

Mute

DET2

0

1

0

1

and Control Signals

Assemblies

A1 1st and 2nd Mixer, IF Amplifier and Channel Filters

A2 Synchrodemodulator, RSSI, AGC,Audio Switching and Amplifier

A3 Microprocessor Control, 1st and 2nd LO,BFO

A4 Display, Switches and Front Panel

A5 Regulator and Filter

GAIN-SET 20

Signal "AGC xxxx"

AGC-LONG Designation

0

0

AGC Hang

1

1

AGC Short

AGC Long

AGC Very Short

AGC-SHORT

0

1

0

1

Signal "AGC-ON"

AGC-ON Designation

0

1

Manual Gain Control

Auto Gain Control

A3SV3 A4SV1Connection

Signal Pins

GND 14, 15

+5V dig 13

SW Row 4

SW Row 5

18

19

26 Pin Header

SW Col 1

20

Segment A

Segment B

Segment C

Segment C

Segment D

Segment E

Segment F

Segment DP

1

2

3

4

5

6

7

8

MUX 0

MUX 1

MUX 2

MUX 3

9

10

11

12

Encoder A

Encoder B

16

17

SW Row 1

SW Row 2

SW Row 3

SW Col 2

SW Col 3

SW Col 4

21

22

23

24

25

26

A4 EncoderConnection

Signal Pins

GND 2

+5V dig

Encoder A

Encoder B

1

3

4

4 Pin Connector

A3SV4 ISPConnection

Signal Pins

+5V dig 2

GND

MISO

MOSI

6

1

4

6 Pin Header

SCK 3

RESET 5

A3SV1 A5SV1Connection

Signal Pins

GND 3, 4, 5, 6, 7, 8, 9, 10

+5V

-5V

+5V dig

1, 2

11, 12

13, 14

14 Pin Header

A2 VolumeConnection

Signal Pins

LEFT 1

WIPER

RIGHT

2

3

3 Pin Connector

A2 Man. Gain Connection

Signal Pins

LEFT 1

WIPER

RIGHT

2

3

3 Pin Connector

Converter

Demodulator/Audio

Control and DDS

Front Panel

Power Supply

Kommerzielle Nutzung untersagtCommercial use prohibited

A1SV2 A2SV2Connection

Signal Pins

GND

+5V

3, 4

-5V

BW1

BW2

5, 6

1, 2

7

8

BW3 9

10 Pin Header

GAIN-CTRL 10

Signal "Bandwidth Code"

BWC1 Designation

0

1

BW3 Select

BW1 Select

BWC2

0

0

1

1

0

1

BW2 Select

BW3 Select

A6 Switchable RF Input Attenuator, 0dB / 20dBAttenuator

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

1/1 11.12.2016 23:04Blatt

Dr. Mario HellmichSalzgitter

Page 4: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

P/O A1

RF Input50 Ohms

1st LO Input50 Ohms-8 dBm

+5V

GND

-5V

Converter and IF Amp Assy

1.5V

2nd LO Input50 Ohms0 dBm

0.1 dB Ripple1:5 Turns RatioImpedance Ratio: 25 (sec/pri)

32 MHz Chebyshev Low Pass Image Reject Filter

PCB Mount Holes

GAIN-CTRL Voltage Range: -1V (max gain) to 2V (min gain)

Board Level ShieldLaird Technologies BMI-S-230-F

C7, C8, C21, C22:C12, C13, C18, C19:

MURATA GQM2195C1H560JB01DMURATA GQM2195C1H101JB01D

L1, L7:L6:

MURATA LQW2BHNR33J03LMURATA LQW2BHNR47J03L

TR1, TR2: Mini-Circuits

1st Mixer

Roofing Filter

IF Amp

2nd Mixer

82.85...52.85 MHzAD831

470n

1n1N

4148

1N41

48

GND GNDGND

56p 100p 100p

GND GND GND

GND

GND

100n

100n

GND

+5V

-5V

51.1 110

GND

10n

GND

BLM

31PG

601

BLM

31PG

601

100n

100n

68p

68p

51.1

GND

100µ

100µ

PX1002

680n 820n

1.2p 1.8p

GND GND GNDGNDGND

AD603

4.7n

GND GND

GND

36k

15k

2.2k

GND

47n

51.1

GND

100n

GND

+5V

22pnot used

GND

47n

GND

47n

100n

+5V

0.33µ 0.47µ 0.33µ

56p

GND 470n

TT25-1-X65

GND

BLM31PG601 BLM31PG601

100n 100n

GND GND

+5V

-5V 100n100n

BLM31PG601

100n

GNDGND

47n

GND

GND

AD8342

GND

1n 1n 1.82

k

GNDGND GND

TC2-1T

GND

100

100p 100n

GND GND

+5V

100p 100p 100n

GND GNDGND

100n 100p

GND GND

+5V

+5V

120n

68p 68p

GNDGND

10µ

10µ

100n

100n

100n

100n

100µ

100µ

+5V

-5V

GND GND

1n

GND

100p

GND

GND56p 100p 100p 56pGND

1n

120p

GND

47n

GND

330n

18p

47n

120p

GND GND

IC1

COM 18

AN 3

VP

1*3

OUT 16

GND 4*2VN

5*3

LOP11

AP 19

LON10VFB 17

RFP6

RFN7

IFP 20

IFN 2

BIAS14

C3

C2

D1

D2

C8 C13 C19

C32

C33

R2 R5

C4

L11

L12

C31

C34

C38

C37

R1

C5

C6

QF1

2

3

8

9

1*8

L13 L14

C44 C47

IC3

VOUT 7

FDBK 5COMM4

VPOS8

VNEG6

GPOS1

GNEG2

INP3

C53

R6

R7

R9

C55

R3

C48

C50C43

C40

C39

C29

L1 L6 L7

C22

C26

TR1

L15 L16

C49 C59C57C54

L10

C28

C58

IC2

IFOP 7

VPDC12

COMM 4*6

LOIN3

IFOM 6

LOCM2

RFIN15

RFCM14

VPMX16VPLO 1

EXRB 10

PWDN 11

C41 C42

R8

TR2

R4

C52 C56C30 C45 C46C35 C36

L9

C23 C25L2

L3

C10

C11

C14

C15

C16

C17

H1

H2

H3

H4

H5

H6

C1

X1

X2

X3

C51

SV1-1SV1-2

SV1-3SV1-4

SV1-5SV1-6

SV1-10

C7 C12 C18 C21

C27

C9

L4

L5 C20

L8

C24

GAIN-CTRL-IN

GAIN-CTRL-IN

WB-IF

A1 – Coverter / IF Amp1st and 2nd Mixer

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

1/3 29.03.2017 01:38Blatt

Dr. Mario HellmichSalzgitter

++

++

Page 5: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

+0.5V

IF Output50 Ohms-15 dBm

P/O A1Converter and IF Amp Assy

-0.5V

GAIN-CTRL Voltage Range: -1V (max gain) to 2V (min gain)

Match to50 Ohms || 10µH @ 10.7 MHz

Match to100 Ohms || 10µH @ 10.7 MHz

12 kHz

7 kHz

2.4 kHz

IF-Amp

Channel Filters

BAP50

BAP50

BAP50

BAP50

BAP50

BAP50

GND

GND

GND

47n

47n

47n

47n

47n

47n

BAP50

BAP50

BAP50

GND

GND

GND

BAP50

BAP50

BAP50

100n

100n

100n

100n

100n

100n

GND

GND

GND

GND

GND

GND

10µ

10µ

10µ

10µ

10µ

10µ

4.7k

GND

GND

GND

AD603

47n

GND GND

GND

43k

4.7k

2.2k

GND

47n

GND

100n

GND

AD603

47n

GND

GND

68k

56k

100n

GND

1.2p 18p

47p 47p

1.2p 33p

GND GND

GND GND

GND GND

30p 30p

GND GND

30p

30p

30p

30p

GND GND

GND GND

51.1

BLM31PG601

100n

BLM31PG601

100n

GND GND

100n 100n

GND GND

BLM31PG601

100n

BLM31PG601

100n

GND GND

100n 100n10µ

GND

10µ

GND

2.7µ 3.3µ

3.3µ 4.7µ

2.2µ 2.7µ

2.2k

GND

47n

2.15

k

5.6p

GND

2.15

k

5.6p

GND

4.7k

4.7k

4.7k

4.7k

4.7k

47n

1n

GND

+5V

-Outp

-5V-O

utp

+5V

-Outp

+5V

-Outp

+5V

-Outp

-5V-O

utp

-5V-O

utp

10µ

10µ

GND GND

10µ

10µ

GND GND

D3

D4

D5

D6

D7

D8

C64

C65

C66

C79

C80

C81

D9

D10

D11

D12

D13

D14

C61

C62

C63

C82

C83

C84

L17

L18

L19

L28

L29

L30

R10

IC4

VOUT 7

FDBK 5COMM4

VPOS8

VNEG6

GPOS1

GNEG2

INP3

C91

R18

R19

R20

C94C88

IC5

VOUT 7

FDBK 5COMM4

VPOS8

VNEG6

GPOS1

GNEG2

INP3

C10

4

R16

R17

C85

C67 C76

C68 C77

C69 C78

C70 C73

C71

C72

C74

C75

R24

L31

C86

L33

C100C92 C96

L32

C87

L34

C101C93 C97

QF2

QF3

QF4

L27

L20

L21 L24

L22 L25

L23 L26

R21

C95

R22

C102

R23

C103

R11

R12

R13

R14

R15

C105

X4

C60

SV2-10

C89

C98

C90

C99

WB-IF

GAIN-CTRL-OUT

GAIN-CTRL-OUT

GAIN-CTRL-OUT

BW1-IN

BW2-IN

BW3-IN

BW1-OUT

BW2-OUT

BW3-OUT

A1 – Coverter / IF Amp

HF Receiver Channel Filters, IF Amp

Kommerzielle Nutzung untersagtCommercial use prohibited

1 Decoupl. on IC4 10.2.16 Hel

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

2/3 29.03.2017 01:38Blatt

Dr. Mario HellmichSalzgitter

+

+

+

+

Page 6: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

P/O A1Converter and IF Amp Assy Bandwidth Select at Filter Input

Bandwidth Select at Filter Output

+5V

GND

-5V

BC857B

BC857B

BC847B

22k

22k

1k

4.7k

+5V

+5V

-5V

-5V

BC857B

BC857B

BC847B

22k

22k

1k

4.7k

+5V

+5V

-5V

-5V

BC857B

BC857B

BC847B

22k

22k

1k

4.7k

+5V

+5V

-5V

-5V1k

1k

1k

1n 1n 1n

GND GND GND

BC857B

BC857B

BC847B

22k

22k

1k

4.7k

BC857B

BC857B

BC847B

22k

22k

1k

4.7k

BC857B

BC857B

BC847B

22k

22k

1k

4.7k

1k

1k

1k

1n 1n 1n

GND GND GND

GND

100µ

100µ

100n

100n

+5V

-Outp

-5V-O

utp

+5V

-Outp

+5V

-Outp

+5V

-Outp

+5V

-Outp

+5V

-Outp

+5V

-Outp

-5V-O

utp

-5V-O

utp

-5V-O

utp

-5V-O

utp

-5V-O

utp

-5V-O

utp

T1

T3

T4

R35

R36

R33

R31

T7

T9

T10

R43

R44

R41

R39

T13

T15

T16

R51

R52

R49

R47

R25

R26

R27

C106 C108 C110

SV2-1SV2-2

SV2-3SV2-4

SV2-5SV2-6

SV2-7

SV2-8

SV2-9

SV1-7

SV1-8

SV1-9

T2

T5

T6

R37

R38

R34

R32

T8

T11

T12

R45

R46

R42

R40

T14

T17

T18

R53

R54

R50

R48

R28

R29

R30

C107 C109 C111

C114

C115

C112

C113

BW1-IN BW2-IN BW3-IN

BW1-OUT BW2-OUT BW3-OUT

A1 – Coverter / IF Amp

HF Receiver Filter Selection Control

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

3/3 29.03.2017 01:38Blatt

Dr. Mario HellmichSalzgitter

++

Page 7: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

P/O A2Demodulator andAudio Assy

IF Input50 Ohms-18 dBm nom.-4 dBm max

50 Ohm Source ImpedanceImpedance Ratio 1:1:1

+5V dig

+5V

GND

SV1: to Control AssySV2: to Converter Assy

BW1

BW2

BW3

BWC1

BWC2

Manual Gain

AGC Gain Set

+/- 400mV min.100 Ohm Input Impedance

AE

GAIN-SET Voltage Range: 0V (max gain) to 3V (min gain)GAIN-CTRL Voltage Range: -1V (max gain) to 2V (min gain)

10k

0.34 V...2.34 V (20 mV/dB)1.76 V at nominal level

PCB Mount HolesBoard Level ShieldLaird Technologies BMI-S-230-F

Limiter and RSSI Detector

AGC Circuits

Vishay SpectrolModel 657

GND

GND

100µ

100µ

10µ

10µ

100n

100n

100n

100n

100µ

100µ

+5V

-5V

100µ 100n

10µ

100n 100µ

VD

D

GND

GND

AD8306

82p

82p

GND GND

4.7µ

10

10

100n 100n 100

390

390

47n

470n

GND GND GND

10k

100n

100n

GND

+5V

-5V

1.8k

330k

10k

100k TLC274

220k

100k

220k

GND

3.3k

BSS123

BSS123

TLC274

100

4.7µ

GND

820

100k

TLC274

100k

390

+5V

T1-1T-X65

GND

BAT42

10k

GND

TLC274

40704070

+5V10

0k

100k

4011D

4011D

+5V

+5V

100k

100k

100k

150k

GND

DG403

6.8k

GND

+5V

DG403

GND -5V

+5V

TLC272

100k

4011D

4011D

100n

100n

TLC272

100n 100n 100n

+5V

+5V

47n

2.2k

137k

680k

+5V

-5V

GND

137k

680k

GND

+5V

GND

100n

100n

BLM31PG601

BLM31PG601

+5V

100n 100n

GND GND

1N4148

+5V

100n

GND

GND

GND

GND GND

10µ

GND

10µ 10µ

GND GND

47n

100µ

100µ

100n

100n

BSS123

BSS123

4.7M

GND

BC857BBC857B

5.6k

56k

56k

5.6k

+5V

+5V

-5V

-5V

4001D

4001D

4070

4001D

GND

X1

C7

C8

L2

L3

C10

C11

C15

C16

C18

C19

C6 C9

L1

C14 C17

IC1

LMDR 9

LMLO 12

FLTR 10PAD

L3*

4

VPS1 2

VLOG 16

INHI4

INLO5

VPS2 15

LMHI 13

ENBL8

COM17

COM21

C21

C22

L4

R5

R4

C30 C32

R20

R16

R18

C35

C29

R2

AE

SC25

C26 R

3

R13

R1

R6

IC2A

2

31

R11

R7

R8

411

R14

Q1

Q2

IC2D

13

1214

R25 C37

R12

R17

6

57

IC2B

R9

R10

TR1

D2

R19

IC2C

9

108

IC3C8

910

IC3D12

1311

R27

R30

IC7C8

910

IC7D12

1311

R28

R33

R31

R29

IC6AD11

15

S116

D23

S24

VL

12

V+

V-

GND

1114

13

R35

IC6BD1 8

10

S1 9

D2 6

S2 5

6

57

IC5B

84

R15

IC7A1

23

IC7B5

64

C39

C38

2

31

IC5A

SV1-1SV1-2

SV1-3SV1-4SV1-5SV1-6

SV1-7SV1-8

SV1-9SV1-10 SV1-11

SV1-12

SV1-13

SV1-14

SV1-15

SV1-18

SV1-19

IC3P

VD

DVSS

714

IC7P

VD

DVSS

714

C24 C27 C28

C40

SV1-20

R32

R36

R37

R38

R34

C12

C13

L5

L6C20 C23

D1C34

H1

H2

H3

H4

H5

H6

C36

C31 C33

SV2-1SV2-2

SV2-3SV2-4

SV2-5SV2-6

SV2-7

SV2-8

SV2-9

SV2-10

C1

C2

C3

C4

C5

Q3

Q4

R23

T2T1

R22

R24

R21

R26

IC4A1

23

IC4P

VD

DVSS

714

IC4B5

64

IC3A1

23

IC4C8

910

RSSI

RSSI

GAIN-CTRL

GAIN-CTRL

IF-DEMOD

AGC-SHORT

AGC-SHORT

AGC-SHORT

AGC-LONG

AGC-LONG

AGC-LONG

AGC-ON

IF-LIM

GAIN-SET

GAIN-SET

A2 – Demodulator/Audio

HF ReceiverLimiter, RSSI Detector,AGC Circuits

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

1/4 11.12.2016 21:44Blatt

Dr. Mario HellmichSalzgitter

++

++

+ +

ee

+

+ +

++

e

Page 8: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

+/- 150mV max., 100 Ohms

+/- 400mV min.

BFO Input50 Ohms> 2 dBm(5 dbm nom.)

FLTR: Quadrature PLL Loop Filter

P/O A2Demodulator andAudio Assy

I/Q-Demodulator, Quadrature PLL

USB/LSB Detection Select

AD607

1.5n

4.7k

1n 1n

GND GND GND

51.1

k

GND

1k1k

GND

5.6k

5.6k

1n 1n

GND GND

1n

BLM31PG601

100n100n

GNDGND

+5V

GND GND

1k

10n

GND

BAP50

BAP50

47n

47n

100n 100n

GND GND

10µ

10µ

910

BC857B

BC857B

BC847B

22k

22k

1k

5.6k

+5V

+5V

-5V

-5V

BC857B

BC857B

BC847B

22k

22k

1k

10k

+5V

+5V

-5V

-5V

1k51

.1

GND

47n

GND

2.7µ

GND

47n

56p

2.2µ

MKT

2.2µ

MKT

22k

22k

GND GND

DG403

DG403GND -5

V+

5V

100n

100n

4001D4070

+5V

IC8

MXOP 8

IFOP 14

COM213

VPS120

RFHI6

RFLO5

FDIN1

LOIP4

DMIP15 IOUT 18

QOUT 17

COM12 GAIN 12

GREF 7

VPS216

PRUP3VMID 9

IFLO 11IFHI 10

FLTR19

C51

R54

C55 C56

R52

R50

R51

R56

R55

C59 C60C52

L10

C49C44

R53

C50

D3

D4

C47

C48

C41 C45

L7 L9

R43T3

T4

T5

R41

R42

R40

R39

T6

T7

T8

R46

R47

R45

R44

R48

R49

C43X3

L8

C46

C42

C58

C57

R57

R58

IC9AD1 1

15

S1 16

D2 3

S2 4

IC9BD1 8

10

S1 9

D2 6

S2 5

C53

C54

V+

V-

GND

1114

13

VL

12

IC4D12

1311

IC3B5

64

IF-DEMOD

Q-COMP

Q-COMP

Q-COMP

I-COMP

I-COMP

I-COMP

IF-LIM

DET1

DET1

DET2

DET2IN1

IN2

A2 – Demodulator/Audio

HF Receiver Synchronous Demodulator

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

2/4 11.12.2016 21:44Blatt

Dr. Mario HellmichSalzgitter

e

Page 9: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

AM Audio Level

P/O A2Demodulator andAudio Assy

Band-Pass 150 Hz...2.7 kHzPolyphase FilterPolyphase Filter Driver Polyphase Filter Detector

AM Audio

LM7332

LM7332

LM7332

LM7332

22k

22k

22k

22k

10k 10k 10k 10k 10k 10k

47n

33n

22n

15n

10n

6.8n

10k 10k 10k 10k 10k 10k

47n

33n

22n

15n

10n

6.8n

10k 10k 10k 10k 10k 10k47

n

33n

22n

15n

10n

6.8n

10k 10k 10k 10k 10k 10k

47n

33n

22n

15n

10n

6.8n

GND

GND

AD706

AD706

18k

10k

18k

10k

GND

TLC272TLC272

33n

33n

47k

24k

43k 43k

2.2n

1n

GNDGND

10k

100k

1M

GNDGND

TLC272

15p

TLC272

10µ

100n 100n 100n 100n 100n

100n 100n 100n 100n 100n

GND

+5V

-5V

56p

56p

IC10A

2

31

IC10B

6

57

IC11A

2

31

IC11B

6

57

R61

R62

R59

R60

R63 R69 R74 R78 R82 R86

C64

C68

C73

C77

C81

C85

R64 R70 R75 R79 R83 R87

C65

C69

C74

C78

C82

C86

R65 R71 R76 R80 R84 R88

C66

C70

C75

C79

C83

C87

R66 R72 R77 R81 R85 R89

C67

C71

C76

C80

C84

C88

IC13A

2

31

IC13B

6

57

R90

R91

R93

R92

2

31

IC14A

6

57

IC14B

C89

C90

R95

R94

R96 R97

C91

C94

R67

AE

S R68

R73

IC12A

2

31

C72

IC12B

6

57 C

63 84

84

84

84

84

C92 C95 C97 C99 C101

C93 C96 C98 C100 C102

C62

C61

I-COMP

SSB-AUDIO

AM-AUDIO

IN1

IN2

A2 – Demodulator/Audio

HF ReceiverPhase Shifter,SSB Detector

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

3/4 11.12.2016 21:44Blatt

Dr. Mario HellmichSalzgitter

+

Page 10: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

DET1

DET2

Audio Level

Line

Audio

Out

Line Audio Level

Phon

es A

udio

Out

Audio Gain 1k linear

AE

P/O A2Demodulator andAudio Assy

Audio Switch

Line Audio Amp

Audio Power Amp

Audio Buffer Amp and Low Pass

Vishay SpectrolModel 657

DG409 100n 100n

+5V

GNDGND

+5V

10µ

-5V

1k

18k

GND

10k

GND

330p

560

100µ

GND

NE5532

NE5532

10k

4.7k

GND

TDA7052A

GND

470µ100n

GNDGND

VD

D

10µ

470n

GND

330

180

3.3k

GND

+5V

100n

10

100n

100n

+5V

-5V

GND

10µ

100k

GND

1N41

481N

4148

+5V

-5V

IC15

S1B13

S2B12

S3B11

S4B10

S1A4

S2A5

S3A6

S4A7

DA 8

GND 15

V- 3

V+ 14

A01

A116

EN2

DB 9

C103 C105

SV1-16

SV1-17

C10

4

R99

R100

R98

AE

S

C10

6

R106 C11

4

X5-1X5-2

IC16A

2

31

IC16B

6

57

R10

4

AE

S

R10

5

IC17

IN2

V4 PGND 6

PO 5

NO 8

SGND 3

VP1 X6-1X6-2

C113C112

C11

0

C111

R10

3

R10

2R

101

C115

R10

7

84

C107

C108

C10

9

R10

8

D5

D6

AM-AUDIO

SSB-AUDIO

DET1 DET1

DET2 DET2

A2 – Demodulator/Audio

HF Receiver Audio Switch and Amp

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

4/4 11.12.2016 21:44Blatt

Dr. Mario HellmichSalzgitter

+

+

+

+

+

Page 11: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

P/O A3Controller, LO andBFO Assy

Quartz: IC13 by Red Freqency12pF Load Capacitance

RSSI Scale Factor

Coaxial RelayRear Panel

PCB Mount Holes

Open Collector Output,max. 27 V, 30 mA

Status

Gain ControlScale Factor

Gain Control: -1V...2V25mV/dB

RSSI: 0.34V...2.34V20mV/dB

Microprocessor

ScaleOffset

GND

VD

D

100n

GND

VD

D

ATmega64A

TLC272TLC272

12k

100k

GND

VD

D

1000µ

1000µGND

1000µ

100n

100n

100n

GND

100n

100n

100n

VD

D

+5V

-5V

GND

100n

100n

-5V

+5V

10k

1k 1k

100n

GND

100k

16 MHz

18p 18p

GND GND GND

10µ

10µ

100n

100n

100n100n100n

GNDGNDGND

BAT42

10k

VD

D

12k

GND

VD

D1N

4148

12k

GND

VD

D

VD

D

+5V

10n

GND

BC817

22

GND

GND

SM

6T27

CA

BAT42

BCX56

10µ10µ

GND GND

GND

270

GND

0805 red

100µ

10µ

BAT42

10n

GNDGND

+5V

2.2k

GND GNDGND

100k

180k

GND

4.7k

1.2k

GND

330

15k

15k100k

100k

+5V

-5V

1.5k

GND

BC857B

SV3-1SV3-2SV3-3SV3-4SV3-5SV3-6SV3-7SV3-8

SV3-9SV3-10SV3-11SV3-12

SV3-13

SV3-14SV3-15

SV3-16SV3-17

SV3-18SV3-19SV3-20SV3-21SV3-22

SV3-23SV3-24SV3-25SV3-26

SV4-1

SV4-2

SV4-3SV4-4

SV4-5

SV4-6

C24

IC2

PF0(ADC0)61PF1(ADC1)60PF2(ADC2)59PF3(ADC3)58PF4(ADC4/TCK)57PF5(ADC5/TMS)56PF6(ADC6/TDO)55PF7(ADC7/TDI)54

(RXD/PDI)PE0 2(TXD/PDO)PE1 3

(XCK0/AIN0)PE2 4(OC3A/AIN1)PE3 5(OC3B/INT4)PE4 6(OC3C/INT5)PE5 7

(T3/INT6)PE6 8(IC3/INT7)PE7 9

(T2)PD7 32

(T1)PD6 31

(XCK1)PD5 30

(IC1)PD4 29

(TXD1/INT3)PD3 28

(RXD1/INT2)PD2 27

(SDA/INT1)PD1 26

(SCL/INT0)PD0 25

(A15)PC7 42

(A14)PC6 41

(A13)PC5 40

(A12)PC4 39

(A11)PC3 38

(A10)PC2 37

(A9)PC1 36

(A8)PC0 35

(OC2/OC1C)PB7 17

(OC1B)PB6 16

(OC1A)PB5 15

(OC0)PB4 14

(MISO)PB3 13

(MOSI)PB2 12

(SCK)PB1 11

(SS)PB0 10

(AD6)PA6 45(AD7)PA7 44

(AD5)PA5 46

(AD4)PA4 47

(AD3)PA3 48

(AD2)PA2 49

(AD1)PA1 50

(AD0)PA0 51AVCC64

GND63

AREF62

XTAL124

XTAL223

VCC52

VCC21

GND53GND22

PG3(TOSC2)18

PG4(TOSC1)19

PG0(WR)33PG1(RD)34PG2(ALE)43

RESET20

PEN1

6

57

IC1B

2

31

IC1A84

R8

R3

C2

C3

SV1-1SV1-2

SV1-3SV1-4SV1-5SV1-6SV1-7SV1-8SV1-9

SV1-10

SV1-11SV1-12

SV1-13SV1-14

C1

C4

C5

C6

C7

C8

C9

C12

C13 R12

R9

AE

SR

16

AE

S

C19

R4

Q1

C20 C22

L1

L2

C10

C11

C18C17C15

D5

R21

R18

X2-

1

X2-

2

D3

R7

X1-

1

X1-

2

C23

T1

R11

H1

H2

H3

H4

D2

D1

T2

C16C14

R10LED1

C25

L3

D4

C21R

17

R14

R13

R1

R2

R15

R19

R20

SV2-1SV2-2

SV2-3SV2-4SV2-5SV2-6

SV2-7SV2-8

SV2-9SV2-10

SV2-11SV2-12SV2-13SV2-14SV2-15SV2-16SV2-17

SV2-18

SV2-19

SV2-20

R6

R5

AE

S

R63

T3

RESET

RESET

A

A

B

B

C

C

D

D

E

E

G

G

DP

DP

MUX0

MUX0

MUX1

MUX1

MUX2

MUX2

MUX3

MUX3

ROW1

ROW1

ROW2

ROW2

ROW3

ROW3

ROW4

ROW4

ROW5

ROW5

COL1

COL1

COL2

COL2

COL3

COL3

COL4

COL4

F

F

ENCA

ENCA

ENCB

ENCB

SCK

SCK

MOSI

MOSI

MISO

MISO

AGC-LONG

AGC-LONG

AGC-SHORT

AGC-SHORT

AGC-ON

AGC-ON

DET1

DET1

DET2

DET2

GAIN-SET

GAIN-CTRL

GAIN-CTRL

RSSI

RSSI

SD

A

SCL

DCO

-RESET

ATT

ATT

COR

COR

LOL

BWC1

BWC1

BWC2

BWC2

A3 – Controller / LO / BFO

HF Receiver Microprocessor

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

1/3 15.04.2017 21:39Blatt

Dr. Mario HellmichSalzgitter

++

+

++

+

Page 12: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

P/O A3Controller, LO andBFO Assy

TCXO PLL Synthesizer

10µ 100µ100n

240

390

GND

+3V

3

100n

TS1117 BCP-ADJ

10µ 100µ100n

220

100

GND

100n

TS1117 BCP-ADJ

SI5341

T602-040.0M

100n

100n

523

442

100n

GND GND GND

100n

GND

+3V

3

+3V

3

+1V

8

+1V

8

10µ

MPZ20

12S10

2

10µ

MPZ20

12S10

2

GND GND

10µ 10µ

GND GND

GND

BSS123

BSS123

3.3k

3.3k

3.3k

3.3k

+3V

3

+3V

3

VD

D

VD

D

+3V

3

3.3k

BSS123

3.3k

VD

D

+3V

3

+3V

3

10µ

GND

47n

47n

47n

27

27

27

MPZ20

12S10

2

10µ

GND

BSS123

10k

GND

VD

D

10k

10k

330

680

+5V

+5V

10µ 10µ

GND GND

MPZ20

12S10

2

MPZ20

12S10

2

10µ 10µ

GND GND

C26 C29C28

R26

R27

C31

ADJ

IN OUT

IC4

C35 C40C37

R35

R36

C41

ADJ

IN OUT

IC5

IC6

OUT0 24

OUT1 28

OUT2 31

OUT3 35

OUT4 38

OUT5 42

OUT6 45

OUT7 51

OUT8 54

OUT9 59

OUT0 23

OUT1 27

OUT2 30

OUT3 34

OUT4 37

OUT5 41

OUT6 44

OUT7 50

OUT8 53

OUT9 58

XA8

XB9

IN063

IN064

IN11

IN12

IN214

IN215

FB_IN62FB_IN61

INTR 12

RESET6

OE11LOL 47

SYNC5

FDEC25FINC48

IN_SEL03

IN_SEL14

VDDO0 22

VDDO1 26

VDDO2 29

VDDO3 33

VDDO4 36

VDDO5 40

VDDO6 43

VDDO7 49

VDDO8 52

VDDO9 57

GND EXP

I2CSEL39

SDA/SDIO18

A1/SDO17

SCLK16

A0/CS19

VDD32*3

VDDA13

X17

X210

IC3

OUT 5VCC9

CTRL10 GND 4ENA8

C32

C33

R28

R29

C30C27

C39

L4

C38

L5

C34 C36

Q3

Q4

R22

R24

R30

R32

R33

Q5

R25

C42

C48

C49

C50

R39

R40

R41

L6

C45

Q2

R23

R34

R37

R38

R31

C46 C47

L7 L8

C43 C44

SDA

SCL

DCO-RESET

LOL

LO1_PLL

BFO_PLL

LO2_PLL

A3 – Controller / LO / BFO

HF Receiver Synthesizer

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

2/3 15.04.2017 21:39Blatt

Dr. Mario HellmichSalzgitter

+ + + +

Page 13: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

P/O A3Controller, LO andBFO Assy

1st LO Output-8 dBm

2nd LO Output0 dBm

BFO Output5 dBm

Line Driver

GND

GND

GND51.1

51.1

51.1

GND

GND

GND

OPA690

470

470

91

GND

OPA690

470

470

68

GND

OPA690

470

470

75

GND

47n

47n

47n

39

11

GND

20

27

5636

GND

GND

180

180

180

100n

100n

100n

100n

100n

100n

+5V

-5V

10µ

10µ

10µ

10µ

10µ

10µ

MPZ2012S102

MPZ2012S102

MPZ2012S102

MPZ2012S102

MPZ2012S102

MPZ2012S102

100n

100n

100n

100n

100n

100n

+5V

+5V

-5V

-5V

GND

GND

GND

X3

X4

X5

R42

R43

R44

IC7

1

2

3

86

74

R48

R51

R54

IC8

1

2

3

86

74

R49

R52

R55

IC91

2

3

86

74

R50

R53

R56

C69

C70

C71

R60

R57

R61

R62

R58

R59

R45

R46

R47

C57

C58

C59

C60

C61

C62

C63

C64

C65

C66

C67

C68

L9

L11

L13

L10

L12

L14

C51

C52

C53

C54

C55

C56

LO1_PLL

BFO_PLL

LO2_PLL

A3 – Controller / LO / BFO

HF Receiver Line Drivers

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

3/3 15.04.2017 21:39Blatt

Dr. Mario HellmichSalzgitter

++

++

++

Page 14: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

P/O A4Front Panel

AM USB LSB MuteAGC Fast

AGC Slow

AGC Hang MGC

BW1 BW2 BW3

100 kHz

10kHz

1kHz

100Hz

10Hz

SetCOR LVL

BFOTune

10 MHz 1 MHz 100 kHz 10 kHz 1 kHz 100 Hz 10 Hz

RSSI-LVL3 RSSI-LVL2 RSSI-LVL1

COR

TuneLock

ATT

LED Driver

MUX Decoder

MUX LED Protection

LTS-4301 LTS-4301 LTS-4301 LTS-4301 LTS-4301 LTS-4301 LTS-4301

1.8k

1.8k

1.8k

1.8k

1.8k

1.8k

1.8k

GND GND GND GND GND GND GND

74HC4514

1.8k

1.8k

1.8k

GND GND GND

1.8k

1.8k

1.8k

GND GND GND

GND

VD

D

39

1000µ 100n 100n 100n

GND

VD

D

LTS-2301 LTS-2301 LTS-2301

UDN2982VD

D

74HC123

VD

D

GND

100k

100n

VD

D

100n

GND

BC817 BC817 BC817 BC817 BC817 BC817 BC817

BC817 BC817 BC817

BC817 BC817 BC817

10k

GND

74HC123

LED1a

b

c

d

e

f

g DP

C

C

62

5

910 3

7

4

1

8

LED2a

b

c

d

e

f

g DP

C

C

62

5

910 3

7

4

1

8

LED4a

b

c

d

e

f

g DP

C

C

62

5

910 3

7

4

1

8

LED5a

b

c

d

e

f

g DP

C

C

62

5

910 3

7

4

1

8

LED6a

b

c

d

e

f

g DP

C

C

62

5

910 3

7

4

1

8

LED8a

b

c

d

e

f

g DP

C

C

62

5

910 3

7

4

1

8

LED10a

b

c

d

e

f

g DP

C

C

62

5

910 3

7

4

1

8

R14

R15

R17

R20

R21

R23

R25

IC2

ST1

D12

D23

S7 4S6 5S5 6S4 7S3 8

S1 9

S2 10

S0 11

S13 13S12 14

S15 15S14 16

S9 17S8 18

S11 19S10 20

D321

D422

INH23

R22

R24

R26

R16

R18

R19

R6R7R8R9R10R11R12R13

C2 C3 C4 C5

SV1-1SV1-2SV1-3SV1-4SV1-5SV1-6SV1-7SV1-8

SV1-9SV1-10SV1-11SV1-12

SV1-13

SV1-14

SV1-15

IC2P

VD

DVSS

1224

LED

3

LED7a

b

c

d

e

f

g DP

C

C

510

2

67 3

4

1

9

8

LED9a

b

c

d

e

f

g DP

C

C

510

2

67 3

4

1

9

8

LED11a

b

c

d

e

f

g DP

C

C

510

2

67 3

4

1

9

8

IC1

IN66

IN77 OUT7 14

OUT4 17

OUT5 16

OUT8 13

IN44

IN11

IN22

IN33

IN55

IN88

OUT1 20

OUT2 19

OUT3 18

OUT6 15

VS 9GND12

IC3A

A1

B2

CLR3 Q 4

Q 13C14

R/C15

IC3P

GN

DVCC

816

R2

C1

C6

T1 T2 T4 T7 T8 T10 T12

T9 T11 T13

T3 T5 T6

R1

R3

R4

R5

IC3B

A9

B10

CLR11 Q 12

Q 5C6

R/C7

S1D

1-

+S2D

1-

+S3D

1-

+

S4D

1-

+S5D

1-

+S6D

1-

+

S7D

1-

+S8D

1-

+S9D

1-

+

S10

D1

-+

S11

D1

-+

S12

D1

-+

S13

D1

-+

S14

D1

-+

S15

D1

-+

S16

D1

-+

S17

D1

-+

S18

D1

-+

S19

D1

-+

S20

D1

-+

A

A

B

B

C

C

D

D

E

E

F

F

G

G

DP

DPMX0

MX0

MX1

MX1

MX2

MX2

MX3

MX3

MX4

MX4

MX5

MX5

MX6

MX6MX7

MX7MX8

MX8MX9 MX9MX10

MX10

MX11

MX11

MX12

MX12

MX13MX14MX15

A4 – Front Panel Board

HF Receiver Annunciators

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

1/2 15.04.2017 17:55Blatt

Dr. Mario HellmichSalzgitter

+

Page 15: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

P/O A4Front Panel

USB LSB MuteAM

AGC Fast

AGC Slow

AGC Hang MGC

BW2BW1 BW3

100 kHz

10kHz

1kHz

100Hz

10Hz

SetCOR LVL

BFOTune

Encoder A

Encoder B

SW Col 4

SW Col 3

SW Col 2

SW Col 1

SW Row 5

SW Row 4

SW Row 3

SW Row 2

SW Row 1

TuneLock

ATT

Rotary EncoderBournsENA1J-B28-00128L

10µ

GND

100n

VD

D

SV1-19

SV1-20

SV1-21

SV1-22

SV1-23

SV1-24

SV1-25

SV1-26

SV1-18

SV1-16

SV1-17

X1-1

X1-2

X1-3

X1-4

C8C7

214

3

S11

214

3

S21

214

3

S31

214

3

S41

214

3

S51

214

3

S61

214

3

S71

214

3

S81

214

3

S91

214

3

S10

1

214

3

S11

1

214

3

S12

1

214

3

S13

1

214

3

S14

1

214

3

S15

1

214

3

S16

1

214

3

S17

1

214

3

S18

1

214

3

S19

1

214

3

S20

1

A4 – Front Panel Board

HF Receiver Keyboard

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

2/2 15.04.2017 17:55Blatt

Dr. Mario HellmichSalzgitter

+

Page 16: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

A5Power Supply Assy

Fan

Temp FuseTrip Point

Output Voltage

+5V analog2 A

-5V analog2 A

+5V digital1.5 A

Sec 1

Sec 2

Sec 3

Voltage ReferenceTemp Fuse

CrowbarCurrent LimiterError Amp Rail Indicator

*: Metal Film, 0.1% Tol.

Transformer:

Primary:

Secondary:

2 x 115V

3 x 10V, 2.5A

75 VA

Fan Filter

LM38

5-2,

5

LT1490

LT1490

0.33, 3W

0.33, 3W

82

82

BC547B

BC557B

10k*

10k*

GND

4.7k

4.7k

GND

1500

0µ, 35

V15

000µ

, 35

V

100n

100n

GND

3300µ

3300µ

100n

100n

GND

220p

220p

100n 100n

100n 100n

B80C1500

KBU4J

1500

0µ, 35

V

100n

LT1490

0.39, 3W

82BC547B

220p

GND

3300µ 100n

100n 100n

100n 100n

100n

100n

100n

10k*

10k*

10k*

10k*

LT1490

FS04

02D

K5.6V

56 100n

FS04

02D

K5.6V

56 100n

FS04

02D

K

5.6V

56 100n

BDX53

BDX53

BDX54

D901-90°C

470

18k22k

330k

10k

10k

GND GND GND

3.9k

GND

10µ T

GND

500

2.5k

100,

3W

100,

3W

15V, 2W

15V, 2W

100,

3W

15V, 2W

100µ 100n

GND

GND

GND

3mm

gre

en3m

m g

reen

3mm

gre

en33

033

033

0

10µ

100n

GND GND

GND

100n

GND

BC547B

BC557B

4.3V

4.3V

220

220

2.5AT

2.5AT

2AT

BC547B

220

4.3V

27k

27k

27k

GND

10µ T

3.3k

3.3k

3.3k

15V

BS170

IC3

IC1A

2

31

6

57

IC1B

R18

R21

R15

R16

T4

T5

R29

R30

R24

R26

C13

C14

C16

C17

C27

C28

C30

C31

C24

C25

C4 C9

C5 C10

B2

B1

C15 C18

IC2A

2

31

R22

R17

T6C26

C29 C32

84

C6 C11

C7 C12

C19

C20

84

C21

R27

R28

R13

R12

IC2B

6

57

TH

4

D5

R31

C33

TH

2

D6

R32

C34

TH

3

D7

R33

C35

1

32

T1

1

32

T3

T2

R3

R1

R8R4

R7

R5

R6

R14

C22

R2 A

E

S

R25

AE

S

R10

R9

D1

D2

R11

D3

X2-1

X2-2

C1 C2

SV1-1SV1-2

SV1-3SV1-4SV1-5SV1-6SV1-7SV1-8SV1-9SV1-10

SV1-11SV1-12

SV1-13SV1-14

LED

2LE

D3

LED

1R

41R

42R

40

L1

C3

C8

T7

T8

D8

D9

R34

R35

F1

F2

F3

T9

R36

D10

R38

R39

R37

H1

H2

H3

X1-1

X1-2

X1-3

X1-4

X1-5

C23

R19

R20

R23

D4

T10

V-REF

V-REF

+5VDIGITAL

A5 – Power Supply

HF Receiver (Complete Board)

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

1/1 03.04.2017 01:13Blatt

Dr. Mario HellmichSalzgitter

++

++

+ +

+

+

+

Page 17: Pegelplan - Mario HellmichSignal Path Block Diagram HF Receiver 1st Mixer 1st IF Amp 2nd MixerSAW Roofing Filter Channel Filters 2nd IF Amp Center 86.85 MHz AD831 AD603 AD8342MURATA

P/O A6SwitchableAttenuator

In50 Ohms

Relay Drive5V

Out50 Ohms

Enclosure: Hammond Model 1590H

41.2 41.2

20.3

20.3

GND GND GND GNDGND

GND

GND GND

1N4148 1N4148

10

100n

GND

GND

R1 R4

R3

R2

12345678

1 23 45 67 8

D1 D2

R5

C1

X3-1

X3-2

X1 X2

H1

H2

H3

H4

A6 – Switchable Attenuator20 dB AttenuationHF Receiver

Kommerzielle Nutzung untersagtCommercial use prohibited

A

B

C

D

E

F

1 2 3 4 5 6 7 8

Rev Änderungs-Nr. Tag Name

Bearb.

Gepr.

Tag Name

Benennung

Zeichnungs-Nr.

zu Gerät

zu Anlage

1/1 11.05.2017 00:46Blatt

Dr. Mario HellmichSalzgitter