8/6/2019 MS eb

http://slidepdf.com/reader/full/ms-eb 1/3

Syllabus for MS Embedded System Design (Part Time) 

First Year - First SemesterESPT 11 C & DS and PERLESPT 12 Digital Design & MicrocontrollerESPT 13 C & DS Lab

ESPT 14 Scripting Language Lab

First Year - Second SemesterESPT 21 Computer Organization & RISC Processor Architecture (ARM9)ESPT 22 Transferable SkillsESPT 23 RISC Processor Programming Lab - ARM9ESPT 24 Application Programming Interface Lab

Second Year - Third SemesterESPT 31 Embedded Systems Design -IElective - I*

ESPT 32 Principles of DSP Operations and Architecture of a DSP ProcessorESPT 33 Java and TCLElective - II*ESPT 34 ADSP Programming LabESPT 35 Java and TCL LabESPT 36 Transferable Skills Lab

Second Year - Fourth SemesterESPT 41 Embedded System Design - IIElective - III*

ESPT 42 Bus ProtocolsESPT 43 Network ProtocolsESPT 44 J2ME & Patterns

ESPT 45 Embedded Systems Design LabElective - IV*ESPT 46 Device Drivers LabESPT 47 J2ME Lab

*Decision to conduct a set of Elective courses in an academic year is left to the discretion of the management.

Third Year - Fifth and Sixth Semesters - ESPT 51 Industry Live Project(s)/ On job project(s)

Project work( half semester)Seminar on the project workProject work evaluation, Application of Transferable Skills to the proje

ct ESPT 52 Industry Live Project(s)/ On job project(s) 

Project work( half semester)Seminar on the project workProject work evaluation, Application of Transferable Skills to the proje

ct ESPT 61 Industry Live Project(s)/ On job project(s)

 Project work( half semester)Seminar on the project work

8/6/2019 MS eb

http://slidepdf.com/reader/full/ms-eb 2/3

Project work evaluation, Application of Transferable Skills to the project ESPT 62 Industry Live Project(s)/ On job project(s) 

Project work( half semester)Seminar on the project work

Project work evaluation, Application of Transferable Skills to the project 

Project(s) dissertation and Viva at the end of 6th semesterProject Seminar

Test Pattern Syllabus 

Scope :B.Tech level The test will be conducted with a main focus on 

Digital Hardware Design basicsAnalytical and General Aptitude etc.

 It will also cover to some extent questions in 

MicroprocessorsProgrammingBasic concepts in Digital Communications etc

 

TEST Pattern The Pattern of test paper consists of Objective type (Fill in the blanks 2 Marksquestions) Example1: (211)x=(152)8 

Short answer type (3 or 4 or 5 Marks Questions)Problem solving type questionsDesign based questions

 Example 2: Design a combinational circuit, that multiplies an input decimal digit represented in BCD by 5. The output is to be represented in BCD. Show that theoutputs can be obtained from the input lines without using any logic gates. Example 3: Convert T flip-flop to D flip-flop Example 4: Swap two variables without using third variable using C Example 5: Given a jar of 8 liters full of water, show how you can divide the quantity of water into two halves using only 5 liters and 3 liters jars. 

ADMISSION PROCEDURE 

Students are admitted to M.S Program in VLSI Engineering on the basis of their overall performance in an Entrance test and Interview to be held at Hyderabad 

8/6/2019 MS eb

http://slidepdf.com/reader/full/ms-eb 3/3

Phase 1: Entrance Test Phase 2: Interview based on performance in the Entrance Test B. Tech marks get some consideration in final selection. NRI candidates are admitted to M.S program on the basis of their scores in the

qualifying degree and performance in interview