MOS Capacitors
-
Upload
hedy-sanford -
Category
Documents
-
view
64 -
download
1
description
Transcript of MOS Capacitors
![Page 1: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/1.jpg)
MOS Capacitors
• MOS capacitors are the basic building blocks of CMOS transistors
• MOS capacitors distill the basic physics of MOS transistors
• MOS capacitors are excellent tools for measurement
• MOS capacitors are used in many circuits, eg DRAMs
![Page 2: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/2.jpg)
MOS Capacitors
• Metal” can be metal, or more frequently heavily doped poly-Si
• “Oxide” is usually silicon dioxide, but can be some other high k dielectric
• “Semiconductor” is usually Si , but can be SiGe, SiC
![Page 3: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/3.jpg)
Band-bending in a p-type Semiconductor
![Page 4: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/4.jpg)
Band-bending in a p-type Semiconductor (cont’d)
• At inversion Surface potential ψs =2φB ~ 0.7- 0.8 V
• Threshold voltage: Gate Voltage required to just produce inversion
VT = 2φB + + VFB ~ 0.3 - 1.0 VC
φεN4qOX
BA
![Page 5: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/5.jpg)
MOS C-V Plot
Cox = Oxide Capacitance = ox / doxCD = Depletion Capacitance
= s / xDxD = Depletion width in Si = (2s s / q Na)
![Page 6: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/6.jpg)
MOS Transistors• To the MOS capacitor, a source and drain
are added.
• The MOS transistor is a four terminal device Source (S), Drain (D), Gate (G) and Body or Substrate (B).
• When VGS > VT, an inversion layer is formed which is a conducting channel between S and D. This channel allows drain current ID to flow between S and D.
![Page 7: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/7.jpg)
Basic MOS Structure
![Page 8: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/8.jpg)
NMOS Transistor Equations
![Page 9: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/9.jpg)
NMOS Transistor Equations
![Page 10: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/10.jpg)
NMOS Transistor Equations
![Page 11: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/11.jpg)
NMOS Transistor Characteristics
![Page 12: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/12.jpg)
NMOS Transistor Characteristics
![Page 13: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/13.jpg)
Better NMOS Transistor Equations
![Page 14: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/14.jpg)
Square root Approximation Method
( 2 2 (2 ))
2 (2 )
(2 )
2
22 2
( 2 . . 2)
1 2(1 )2
Q Cox V qN VI gs B V a B
Q qN VD a BQD VBCox
qNaCox
Q VDBCox B
Q Cox V C V CI gs B V ox ox B
I V V VW gs Vt ds dsD Cox L
![Page 15: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/15.jpg)
MOS Transistor Output Characteristics
![Page 16: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/16.jpg)
MOS Transistor Output Characteristics
Salient Features of the Output Characteristics
• Input is a voltage : VGS
• ID is constant (independent of VDS) in saturation
• ID varies non-linearly with input VGS
{goes as (VGS − VT)2 in saturation}
• All curves pass through the origin• Input current is almost zero (fA – pA)
![Page 17: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/17.jpg)
MOS Transistor Subthreshold Characteristics
nkT
qKexpID
VV TGS
Subthreshold swing ~ 60 - 100 mV/decade
![Page 18: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/18.jpg)
Transistor Subthreshold Characteristics
![Page 19: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/19.jpg)
Transistor Subthreshold Characteristics
![Page 20: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/20.jpg)
Body Effect
• If the body or substrate is not connected to source ( as it normally would be), the “body effect” comes into play
• VT is increased due to larger depletion regions in the substrate, and larger charges that need to be supported
VT – V0 = K(VBS)1/2
![Page 21: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/21.jpg)
Body Effect
![Page 22: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/22.jpg)
Modern VLSI Transistors: Scaling
GATE
SOURCE
BODY
DRAIN
Dimensions scale down by 30%
Doubles transistor density
Oxide thickness scales down Faster transistor, higher performance
VDD & VT scaling Lower active power
![Page 23: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/23.jpg)
MOS Transistor Modeling
• Modeling is important because we need equations or circuit models to put into circuit simulators of circuit diagrams
• Large-signal (for digital) and small-signal (for analog) models
• Models tend to be very complex, but must yet be “compact”
![Page 24: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/24.jpg)
MOS Transistor Modeling
Large Signal Models• Many large-signal models exist, eg
– SPICE Levels 1,2,3
– BSIM versions 2,3,4 – EKV
• Basic current equations used are similar to the equations derived, with many fitting parameters
![Page 25: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/25.jpg)
Advantages of Scaling
• More transistors per chip (1/k2)• Improvement in speed
- due to decreasing L, and hence due to decreasing transit times
- due to increasing current and hence improved parasitic capacitance charging time
• Improved “throughput” of the chip• Note that vertical dimensions (oxide thickness,
junction depths) also have to be scaled
![Page 26: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/26.jpg)
Scaling Contd..
• W=0.7, L=0.7, Tox=0.7• => Lateral and vertical dimensions reduce 30 %• Area Cap = C = 0.7 X 0.7 = 0.7• 0.7• => Capacitance reduces by 30 %
• Die Area = X x Y = 0.7x0.7 = 0.72
• => Die area reduces by 50 %
• Vdd=0.7, Vt=0.7, T ox=0.7, I=(W/L) (Cox)(V-Vt)2 = 0.7
• T= C x Vdd = 0.7, Power = CV2f = 0.7 x 0.72 = 0.72
• I0.7
• => Delay reduces by 30 % and Power reduces by 50 %
![Page 27: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/27.jpg)
Disadvantages of Scaling
• Short Channel effects
• Complex technology
• Parasitic effects dominate over transistor effects
• High static power dissipation
![Page 28: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/28.jpg)
Problems of Scaling
![Page 29: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/29.jpg)
Limits to Scaling
• Lithography
• Quantum effects
• Oxide tunneling
![Page 30: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/30.jpg)
Short Channel Effects
• VT roll-off due to charge sharing
• Drain induced barrier lowering (DIBL)
• Hot-carrier effects
• Latch-up
![Page 31: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/31.jpg)
Roll-Off Effect on VT
![Page 32: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/32.jpg)
VT Roll-off: Yau Model
![Page 33: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/33.jpg)
Drain Induced Barrier Lowering (DIBL)
![Page 34: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/34.jpg)
Effect of DIBL on MOS Characteristics
VT = VT0 − VDS is the DIBL factor
![Page 35: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/35.jpg)
Effect of DIBL on MOS Characteristics
![Page 36: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/36.jpg)
Velocity Saturation Effects
• For long-channel transistors, the lateral electric field E is small, so velocity of electrons is given by v = E (Ohm’s Law)
• For short-channel transistors, E becomes large, and velocity saturates to vsat
• For short-channel transistors, current ID is less than that predicted by the long-channel model
• Saturation can be due to velocity saturation, not pinchoff; Isat = Cox vsat W (VGS − VT)
![Page 37: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/37.jpg)
Hot-Carrier Effects in MOS Devices
![Page 38: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/38.jpg)
Lightly-doped Drain (LDD)
•LDD reduces E and therefore hot carrier effects
![Page 39: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/39.jpg)
Conclusions
• MOS transistors are conceptually simple devices• Both NMOS and PMOS transistors can be made, and
effectively combined in CMOS circuits• Transistor scaling leads to great benefits, and has driven
Moore’s law during the last three decades• Transistor down-scaling leads to some problems, which
have been effectively combated by improved transistor design
• Scaling is likely to continue till at least 2010, when transistor dimensions will be less than 0.05μm
![Page 40: MOS Capacitors](https://reader036.fdocuments.in/reader036/viewer/2022062304/56812ebe550346895d945ea8/html5/thumbnails/40.jpg)
THANK YOU