Modul 3 PLD, VHDL, PLD, VHDL, Latches Latches, , FlipFlip--Flops...
35
Digital Design 2010 DE2 1 1 Modul 3 Modul 3 PLD, VHDL, PLD, VHDL, Latches Latches, , Flip Flip-Flops & Flops & Counters Counters 2
Transcript of Modul 3 PLD, VHDL, PLD, VHDL, Latches Latches, , FlipFlip--Flops...
Digital Design 2010
DE2 1
1
Modul 3Modul 3
PLD, VHDL, PLD, VHDL, LatchesLatches, , FlipFlip--Flops & Flops & CountersCounters
2
Cou te sCou te s
Digital Design 2010
DE2 2
PLAPLAPALPALPLDPLDCPLDCPLDFPGAFPGAASICASIC
3
4
Embedded Systems: A Contemporary Design Tool by James K. Peckol
Digital Design 2010
DE2 3
5
Embedded Systems: A Contemporary Design Tool by James K. Peckol
6
Embedded Systems: A Contemporary Design Tool by James K. Peckol
Digital Design 2010
DE2 4
7
Embedded Systems: A Contemporary Design Tool by James K. Peckol
8
Embedded Systems: A Contemporary Design Tool by James K. Peckol
Digital Design 2010
DE2 5
9
Embedded Systems: A Contemporary Design Tool by James K. Peckol
10
Embedded Systems: A Contemporary Design Tool by James K. Peckol
Digital Design 2010
DE2 6
11
Embedded Systems: A Contemporary Design Tool by James K. Peckol
12
Embedded Systems: A Contemporary Design Tool by James K. Peckol
Digital Design 2010
DE2 7
13
Embedded Systems: A Contemporary Design Tool by James K. Peckol
14
Embedded Systems: A Contemporary Design Tool by James K. Peckol
Digital Design 2010
DE2 8
15
Embedded Systems: A Contemporary Design Tool by James K. Peckol
16
Embedded Systems: A Contemporary Design Tool by James K. Peckol
Digital Design 2010
DE2 9
17
Embedded Systems: A Contemporary Design Tool by James K. Peckol
18
Embedded Systems: A Contemporary Design Tool by James K. Peckol
Digital Design 2010
DE2 10
19
Embedded Systems: A Contemporary Design Tool by James K. Peckol
20
Embedded Systems: A Contemporary Design Tool by James K. Peckol
Digital Design 2010
DE2 11
21
Embedded Systems: A Contemporary Design Tool by James K. Peckol
22
Digital Design 2010
DE2 12
23
24
Digital Design 2010
DE2 13
25
26
Digital Design 2010
DE2 14
27
tPD : Propogation delaytCO : Propagation delay from the rising edge of the clocktCF : PD from the rising edge of the clock to the macrocell’s outputtSU : Setup time during which signal must be stabletH : Signal at D input must be hold for that period of time
28
Digital Design 2010
DE2 15
29
Documentation and Modelling Language
Developed and designed with principles of structured programming in mind (ideas from PASCAL and Ada).
Design is decomposed.Each design element has both wel defined interface and precise functional specifications.
30
Concurreny, timing and clocking can be modelled.Logical operations and timing behaviour can be simulated.
Digital Design 2010
DE2 16
31
32
Digital Design 2010
DE2 17
33
34
Digital Design 2010
DE2 18
35
36
Digital Design 2010
DE2 19
37
38
Digital Design 2010
DE2 20
39
40
For ReferenceFor Reference
Digital Design 2010
DE2 21
41
For ReferenceFor Reference
42
Digital Design 2010
DE2 22
43
44
Digital Design 2010
DE2 23
45
46
Digital Design 2010
DE2 24
47
48
Digital Design 2010
DE2 25
49
50
Digital Design 2010
DE2 26
51
52
Digital Design 2010
DE2 27
53
54
Digital Design 2010
DE2 28
55
56
Digital Design 2010
DE2 29
57
58
Digital Design 2010
DE2 30
59
60
Digital Design 2010
DE2 31
61
62
Digital Design 2010
DE2 32
63
64
Digital Design 2010
DE2 33
65
66
Digital Design 2010
DE2 34
67
68
Digital Design 2010
DE2 35
69
70
