MCA 605 --- 8051 Architecture

FEATURES OF 8051

• 8 bit CPU with Register A [Accumulator] & B • 16 bit Data Pointer [DPTR] & Program Counter

[PC] • Separate 64K Program & Data m/m • 8 bit Program Status Word [PSW] & Stack Pointer

[SP] • Internal RAM of 128 bytes -> Data m/m • Internal ROM of 4K -> Program stored • 32 I/O pins of four 8 bit Ports: P0-P3 • Two 16 bit Timer/Counter: T0 & T1 • Full duplex serial data Rx/Tx: SBUF • Control Registers: TCON, TMOD, SCON, PCON, IP

& IE • Two External & three Internal Interrupt Sources • Oscillator & Clock circuit 8051 Microcontroller

8051 Architecture

8051 Microcontroller

REGISTERS IN MCS-51

• General-purpose or Working Registers

• Stack Pointer[SP]

• Program Counter[PC]

• & Special Function Registers[SFRs]


GENERAL-PURPOSE OR WORKING REGISTERS

• Accumulator

• B-Register

• Four Register Banks


INTERNAL RAM

SP


SPECIAL FUNCTION REGISTER MAP

F8

F0 B

E8

E0 ACC

D8

D0 PSW

C8

C0

B8 IP

B0 P3

A8 IE

A0 P2

98 SCON SBUF

90 P1

88 TCON TMOD TL0 TL1 TH0 TH1

80 P0 SP DPH DPL PCON

Bit Addressable


SPECIAL FUNCTION REGISTERS


SFRs CONT…


PSW


PIN DIAGRAM OF 8051

MCA 605 --- 8051 Architecture

Documents

Transcript of MCA 605 --- 8051 Architecture