Logic Comp Design Chap8
14
Chap 8. Chap 8. Sequencing and Control Sequencing and Control Young-Ho Seo Digital Design & Test Lab. Kwa ngwoon Uni ver sit y explore.kw.ac.kr/~axl 2 Y oun g Y oung- H oSe o H oSe o 8.1 8.1 Introduction Introduction binary information in a digital computer can be classified as ei binary information in a digital computer can be classified as ei ther ther data or control information data or control information timing of all registers in a synchronous digital system is contr timing of all registers in a synchronous digital system is contr olled olled by a master clock generator by a master clock generator
-
Upload
isradani-mj -
Category
Documents
-
view
226 -
download
0
Transcript of Logic Comp Design Chap8
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 1/14
Chap 8.Chap 8.
Sequencing and ControlSequencing and Control
Young-Ho Seo
Digital Design & Test Lab.Kwangwoon University
explore.kw.ac.kr/~axl
2
Young Young--Ho SeoHo Seo8.18.1 IntroductionIntroduction
binary information in a digital computer can be classified as eibinary information in a digital computer can be classified as eitherther
data or control informationdata or control information
timing of all registers in a synchronous digital system is contr timing of all registers in a synchronous digital system is contr olledolled
by a master clock generator by a master clock generator
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 2/14
3
Young Young--Ho SeoHo Seo8.18.1 IntroductionIntroduction
Control unit is a sequential circuit with state that dictateControl unit is a sequential circuit with state that dictate
the control signals for the systemthe control signals for the system
2 distinct types of control units:2 distinct types of control units: programmable system programmable system nonprogrammable systemnonprogrammable system
4
Young Young--Ho SeoHo Seo8.18.1 IntroductionIntroduction
programmable systemprogrammable system
nonprogrammable systemnonprogrammable system
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 3/14
5
Young Young--Ho SeoHo Seo8.28.2 Algorithmic State MachinesAlgorithmic State Machines
a dataa data--processing taskprocessing task
flowchartflowchart
ASM (Algorithmic State Machine)ASM (Algorithmic State Machine)
6
Young Young--Ho SeoHo Seo8.28.2 Algorithmic State MachinesAlgorithmic State Machines
ASM Chart ElementsASM Chart Elements
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 4/14
7
Young Young--Ho SeoHo Seo8.28.2 Algorithmic State MachinesAlgorithmic State Machines
ASM Block ExampleASM Block Example
8
Young Young--Ho SeoHo Seo8.28.2 Algorithmic State MachinesAlgorithmic State Machines
ASM Timing ConsiderationASM Timing Consideration
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 5/14
9
Young Young--Ho SeoHo Seo8.38.3 Decision Example: Binary Multiplier Decision Example: Binary Multiplier
Binary Multiplier Binary Multiplier
10
Young Young--Ho SeoHo Seo8.38.3 Decision Example: Binary Multiplier Decision Example: Binary Multiplier
Hardware Multiplication ExampleHardware Multiplication Example
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 6/14
11
Young Young--Ho SeoHo Seo8.38.3 Decision Example: Binary Multiplier Decision Example: Binary Multiplier
Block Diagram for Binary Multiplier Block Diagram for Binary Multiplier
12
Young Young--Ho SeoHo Seo8.38.3 Decision Example: Binary Multiplier Decision Example: Binary Multiplier
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 7/14
13
Young Young--Ho SeoHo Seo8.38.3 Decision Example: Binary Multiplier Decision Example: Binary Multiplier
ASM Chart for Multiplier ASM Chart for Multiplier
←← ←← ←←
←← ←←
CC || || A A || || QQ ←← sr sr CC || || A A || || QQ
14
Young Young--Ho SeoHo Seo8.48.4 Hardwired ControlHardwired Control
22 distinct aspects to deal withdistinct aspects to deal with
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 8/14
15
Young Young--Ho SeoHo Seo8.48.4 Hardwired ControlHardwired Control
Control signals for binary multiplier Control signals for binary multiplier
16
Young Young--Ho SeoHo Seo8.48.4 Hardwired ControlHardwired Control
Sequencing Part of ASM ChartSequencing Part of ASM Chart
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 9/14
17
Young Young--Ho SeoHo Seo8.48.4 Hardwired ControlHardwired Control
Sequence Register and Decoder Sequence Register and Decoder
18
Young Young--Ho SeoHo Seo8.48.4 Hardwired ControlHardwired Control
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 10/14
19
Young Young--Ho SeoHo Seo8.48.4 Hardwired ControlHardwired Control
One FlipOne Flip--Flip per stateFlip per state
20
Young Young--Ho SeoHo Seo8.48.4 Hardwired ControlHardwired Control
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 11/14
21
Young Young--Ho SeoHo Seo8.78.7 MicroprogrammedMicroprogrammed ControlControl
22
Young Young--Ho SeoHo Seo8.78.7 MicroprogrammedMicroprogrammed ControlControl
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 12/14
23
Young Young--Ho SeoHo Seo8.78.7 MicroprogrammedMicroprogrammed ControlControl
or or
24
Young Young--Ho SeoHo Seo8.78.7 MicroprogrammedMicroprogrammed ControlControl
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 13/14
25
Young Young--Ho SeoHo Seo8.78.7 MicroprogrammedMicroprogrammed ControlControl
Design a control unitDesign a control unit
26
Young Young--Ho SeoHo Seo8.78.7 MicroprogrammedMicroprogrammed ControlControl
7/23/2019 Logic Comp Design Chap8
http://slidepdf.com/reader/full/logic-comp-design-chap8 14/14
27
Young Young--Ho SeoHo Seo8.78.7 MicroprogrammedMicroprogrammed ControlControl
⇒⇒
⇒⇒
