Boundary-Scan driven Vectorless Testing on Active Components
Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)
-
date post
20-Dec-2015 -
Category
Documents
-
view
216 -
download
1
Transcript of Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)
![Page 1: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/1.jpg)
Improved Boundary Scan Design
(Based on a paper by Lee Whetsel, Texas Instruments Inc.)
![Page 2: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/2.jpg)
Introduction
In a situation of which the circuit complexity increases, and no direct access for all places on the board is possible, the use of BS is a good alternative.
There are many advantages of using BS
for testing purposes.
![Page 3: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/3.jpg)
The problem:
Two possible drawbacks concerning the use of BS:
1. Additional space is needed for the BS cells.
2. Signaling delay due to additional circuit components.
![Page 4: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/4.jpg)
The proposed solution:
An innovative method of improving the design of the BS cells.
The method is based on the reuse of functional input/output buffers already in the circuit.
The method is compliant with IEEE 1149.1.
![Page 5: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/5.jpg)
Advantages of the method:
The results of the method:Reduced cell size.Reduced signaling delay.Improved test functionality.
![Page 6: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/6.jpg)
The Method
![Page 7: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/7.jpg)
Traditional 1149.1-
2-state output BSC:
![Page 8: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/8.jpg)
Traditional 1149.1-
2-state output BSC:
Normal operation:Test operation:
For self test
![Page 9: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/9.jpg)
improved 2-state output BSC
Implement Mux2
Implements Mem2
![Page 10: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/10.jpg)
improved 2-state output BSC Cont.
Normal operation:closed
opened
Test control signals
![Page 11: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/11.jpg)
improved 2-state output BSC Cont.
Test operation:
opened
Closed after eachCapture/shiftObservability of output pin state
(improve EXTEST operation and enables pin observation via scan
during production testing)
New feature:
![Page 12: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/12.jpg)
Comparing the two designs:
Reduction in BSC circuitry of approximately 40% over the standard BS 2-state output cell. If S1 and S2 are implemented in the buffer region with the LOB a reduction of about 50% will be achieved.
Improved performance – if S1 implemented as high performance transmission gate, the prop. delay through S1 to LOB is less than that of a core resident Mux2 driving a normal output buffer.
![Page 13: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/13.jpg)
Traditional IEEE 1149.1 3-state output BSC
Normal operation:Test operation:
![Page 14: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/14.jpg)
Improved 3-State Output BSC
2-state output BSC
Used in test mode(to maintain updated test data to the control input of the 3SOB)
![Page 15: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/15.jpg)
Improved 3-State Output BSC
Normal Operation: closed
openedCan capture and shift data
Test operation:
![Page 16: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/16.jpg)
Comparing the two designs:
The reduction in BSC circuitry is slightly less than before since the BH is added.
We still get a reduction in the range of approximately 35% - 45%
![Page 17: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/17.jpg)
Traditional IEEE 1149.1 Input BSC
Adds test circuitry and delays the input signal
![Page 18: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/18.jpg)
Improved input BSC
Normal operation:
closed
opened
Test operation:
opened
Important advantage:
Direct access No need for hi-drive bufferLess space and signal delay
![Page 19: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/19.jpg)
Comparing the two designs:
Since there is no need for hi-drive buffer in the improved design, the expected reduction in circuitry is approximately
45% - 55%.
![Page 20: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/20.jpg)
Improved Input/Output BSC
![Page 21: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/21.jpg)
Comparing the two designs:
The input/output BSC improved design gives the best opportunity to reduce overhead circuitry, since BSCs for input, output and control are involved.
The reduction in the cell size is by three Mux2s, three Mem2s and a hi-drive buffer per I/O pin or approximately
45% - 55%.
![Page 22: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/22.jpg)
TAP Controller of Improved BSCs
![Page 23: Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)](https://reader035.fdocuments.in/reader035/viewer/2022081515/56649d4d5503460f94a2c297/html5/thumbnails/23.jpg)
Conclusion:
The method described here has the following features:
It gives the opportunity to reduce circuitry of BSCs by up to one half by reuse of functional input and output buffers.
It reduces signaling delays due to the use of S1.