SAP Global Trade Services(GTS) Configuration SAP GTS Config Guide en De
GTS Issues & Status M. Bellato
description
Transcript of GTS Issues & Status M. Bellato
![Page 1: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/1.jpg)
GTS Issues & Status
M. Bellato
AGATA Week – GSI 21-24 Feb 2005
![Page 2: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/2.jpg)
GTS Hierarchy
![Page 3: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/3.jpg)
GTS Functionality - Downlink
![Page 4: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/4.jpg)
GTS Functionality - Uplink
![Page 5: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/5.jpg)
GTS Components – ATCA crate
![Page 6: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/6.jpg)
GTS Components – Fanin Fanout board
![Page 7: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/7.jpg)
GTS Components – Mezzanine
![Page 8: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/8.jpg)
Work in Progress on:
• GTS mezzanine
• Phase equalization algorithm
• Atca fanout board
• Vhdl development
• SystemC simulation
![Page 9: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/9.jpg)
GTS Mezzanine
• Pcb layout entirely redone at Cern– Fixes manufacturing problems– Signal integrity analysis on critical nets– New functionalities added
![Page 10: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/10.jpg)
GTS Mezzanine layout
![Page 11: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/11.jpg)
Alignment Algorithm
• Two models– Phase equalization by consecutive MGT
resets– Phase equalization by direct
measurements
![Page 12: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/12.jpg)
Consecutive MGT resetsRoot node
MGT Opt Fiber
Mezzanine
Tx
Rx
Root tx
Root rx
GTS clock
![Page 13: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/13.jpg)
• Mgt wakes up with arbitrary phase• Almost uniformly distributed in one clk cycle• At the root node the phase of RXUSRCLK is
the sum of downstream and upstream MGT pairs clk phases
• Idea : minimize or maximize this sum– The contribution of each pair almost equal– By halving the measure we obtain the latency of
each pair
Consecutive MGT resets
![Page 14: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/14.jpg)
TEST CONDITIONS
TX1
RX1
RX2
TX2SHIFTER / FILTER
RECOV. CLOCK
DATA
100m FIBRE
100 MHz OSC
DATA PATTERN
DATA OUT
RDOUT CLK
RDOUT CLK
TD
P1
P3oscilloscope
RocketIO MGT
“ROOT”
TU
TL
P2
RocketIO MGT
“NODE”
NUMBER OF MEASURES = 11481
ASYMMETRY = |TD-TU| / 10 [ns]
![Page 15: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/15.jpg)
DOWN-LINK LATENCY DISTRIBUTIONS (TD)
0
200
400
600
800
1000
1200
1400
160083
5
837
838
840
841
843
844
846
847
849
850
852
853
855
latency [ns]
freq
. [#]
![Page 16: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/16.jpg)
UP-LINK LATENCY DISTRIBUTION (TU)
0
100
200
300
400
500
600
70083
5
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
latency [ns]
freq
. [#]
![Page 17: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/17.jpg)
LOOP LATENCY DISTRIBUTION (TL)
0
200
400
600
800
1000
120016
73
1675
1677
1679
1681
1683
1685
1687
1689
1691
1693
1695
1697
1699
1701
1703
latency [ns]
freq
. [#]
![Page 18: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/18.jpg)
ASYMMETRY vs LOOP LATENCY
0,0%
50,0%
100,0%
150,0%
200,0%
250,0%
300,0%
350,0%16
7016
7116
7216
7316
7416
7516
7616
7716
7816
7916
8016
8116
8216
8316
8416
8516
8616
8716
8816
8916
9016
9116
9216
9316
9416
9516
9616
9716
9816
9917
0017
0117
0217
0317
0417
05
latency [ns]
asym
met
ry
![Page 19: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/19.jpg)
Direct Measurements
MGT Opt Fiber
Mezzanine
Tx
Rx
Select
![Page 20: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/20.jpg)
Atca Fanout Board
1. Rapid testbed for VHDL development
2. Used as fanin-fanout & root node
3. Programmable4. Customizable area 5. Provided by Xilinx &
Avnet
![Page 21: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/21.jpg)
Vhdl Development
• Standalone GTS Mezzanine– Needed for LLP testing– Needed for Ancillary I/F testing– Functionalities
• Global clock and timestamp• GTS I/F protocol compliant• Validates all trigger requests
![Page 22: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/22.jpg)
Simulation
• SystemC environment
• Behavioural model of different parts of LLP system, included the GTS mezzanine
• It’s very first use will be as reference for Vhdl coding.
• Ongoing development at Strasbourg, Orsay and Padova
![Page 23: GTS Issues & Status M. Bellato](https://reader036.fdocuments.in/reader036/viewer/2022062315/56815128550346895dbf478d/html5/thumbnails/23.jpg)
Time plan
• GTS mezzanine tested & (hopefully) delivered in the next two months
• Fanout board adaptation in Q2-05
• Prototype system integration in Q1-06