A 90nm 512Mb 166MHz Multilevel Cell Flash Memory with 1.5MByte/s Programming
Flash Memory Cell
-
Upload
shuvra-saha -
Category
Documents
-
view
232 -
download
0
Transcript of Flash Memory Cell
-
7/27/2019 Flash Memory Cell
1/31
BySHUVRA SAHA
-
7/27/2019 Flash Memory Cell
2/31
Contents Why Flash Memory?
Differences Between EPROM,EEPROM and Flash Memory Cell.
Usage of Flash memory cell in todays market.
Principles of Floating Gate Device.
Charge Injection Mechanism.
Hot Electron Injection.
Fowler-Nordheim Tunneling.
Industry-Standard Flash Cells
Basic Operationsa. Read.
b. Program.
c. Erase.
1
-
7/27/2019 Flash Memory Cell
3/31
Reliability
a) Programming Disturb.
b) Retention.
c) Endurance.
d) Erase Distribution.
Scaling Issues.
Flash Array Architectures.
Nor and Nand.
Parallel and Serial.
Block Diagram of Flash Memory Cell along with peripheralcircuitry.
Conclusion.
2
-
7/27/2019 Flash Memory Cell
4/31
Two type of CMOS Memory:
1)RAM: Information is lost once the power supply is
switched off. They are therefore volatile.a)SRAM
b)DRAM
2)ROM: They are non-volatile i.e. they keep information
stored also when the power supply is switched off.
a)EPROM: Electrically Programmable Read OnlyMemory.
b)EEPROM: Electrically Erasable and ProgrammableRead Only Memory.
c)Flash Memory.
3
-
7/27/2019 Flash Memory Cell
5/31
Comparative Study Of NVMs
4
-
7/27/2019 Flash Memory Cell
6/31
Why Flash?
EPROM EEPROM Flash Cell
ElectricallyProgrammable buterasable via exposure to
UV.
Both electricallyprogrammable anderasable.
Both electricallyprogrammable anderasable.
Single transistor cell.Density is more.
Two transistor cell.Density is less andoccupies more area.
Single transistor cell.Density is more.
Programmed by CHEinjection but erased byUV light.
Both programmed anderased by FN tunneling.
Mostly programmed CHEinjection but erased byFN tunneling.
Single bit programmablebut erase on the wholearray.
They allow bytealterability.
Single bit programmableand erase consist of largeno. of cellstogether(sector or block).
5
-
7/27/2019 Flash Memory Cell
7/31
Usage of Flash
6
-
7/27/2019 Flash Memory Cell
8/31
Floating Gate Device
7
-
7/27/2019 Flash Memory Cell
9/31
Charge Injection Mechanism
HOT ELECTRON INJECTION(mostly used forprogramming operation).
FOWLER-NORDHEIM TUNNELING(mostly used forerasing operation).
8
-
7/27/2019 Flash Memory Cell
10/31
Hot Electron Injection
Fowler-Nordheim Tunneling
An optimum thickness(10nm) is
chosen to trade off between
performance and reliability.
9
-
7/27/2019 Flash Memory Cell
11/31
Industry Standard Flash
Cell(ETOX)
EPROM TUNNEL OXIDE
10
The Cell isasymmetrical
-
7/27/2019 Flash Memory Cell
12/3111
-
7/27/2019 Flash Memory Cell
13/31
Basic Operation On Flash Memory Cell
Operation Source Control Gate Drain
READ GND Vcc Vread
PROGRAM GND Vpp VddERASE(DV) Vpp GND FLOAT
ERASE(SV) Vcc Vneg FLOAT
12Vcc=5v,Vpp=12v,Vdd=5-7v,Vread=1v,Vneg=-8v
-
7/27/2019 Flash Memory Cell
14/31
13
-
7/27/2019 Flash Memory Cell
15/31
14
-
7/27/2019 Flash Memory Cell
16/31
15
-
7/27/2019 Flash Memory Cell
17/31
16
-
7/27/2019 Flash Memory Cell
18/31
17
Source breakdown is one of the major limiting factors to erase timereduction
-
7/27/2019 Flash Memory Cell
19/31
18
R i i it
-
7/27/2019 Flash Memory Cell
20/31
Re ia i ity
19
-
7/27/2019 Flash Memory Cell
21/31
20
-
7/27/2019 Flash Memory Cell
22/31
21
Oxide Defects and Ionic Contamination
-
7/27/2019 Flash Memory Cell
23/31
22
-
7/27/2019 Flash Memory Cell
24/31
23
-
7/27/2019 Flash Memory Cell
25/31
Scaling
Reduction in Leff.
Reduction in operating voltages.
Limitation on tunnel oxide thickness to 7-8nm andinterpoly dielectric to be around 12-13nm.
24
-
7/27/2019 Flash Memory Cell
26/31
25
-
7/27/2019 Flash Memory Cell
27/31
26
NOR architecture
NAND architecture
l h f l h
-
7/27/2019 Flash Memory Cell
28/31
General Architecture of Flash Memory System
27
Fl h Chi
-
7/27/2019 Flash Memory Cell
29/31
Flash Chip
28
-
7/27/2019 Flash Memory Cell
30/31
To be continued
29
-
7/27/2019 Flash Memory Cell
31/31
THANK YOU
30