Electrical Performance Effects on Wafer Level Test

23
The Electromechanical Design of a Spring Pin Based WLCSP Contact Engine and it’s Effect on Signal Fidelity. Mike Fredd Cascade Microtech June 12 to 15, 2011 San Diego, CA

description

 

Transcript of Electrical Performance Effects on Wafer Level Test

Page 1: Electrical Performance Effects on Wafer Level Test

The Electromechanical Design of a Spring Pin Based WLCSP Contact

Engine and it’s Effect on Signal Fidelity.

Mike FreddCascade Microtech

June 12 to 15, 2011San Diego, CA

Page 2: Electrical Performance Effects on Wafer Level Test

IntroductionGoal

• To better understand the electrical implications of the mechanical features in WLCSP spring pin based contact engines.

June 12 to 15, 2011June 12 to 15, 2011 IEEE SW Test WorkshopIEEE SW Test Workshop 22

Page 3: Electrical Performance Effects on Wafer Level Test

Agenda• What is a Spring Pin Based WLCSP Contact Engine?• Spring Pin Circuit Performance Requirements.• Electrical Performance - Datasheets.• Contact Circuit Equivalent Models.• Analytical Analysis.• Techniques For Model Fitting.• Pin Placement in Contact Engine.

33April, 2010April, 2010

Page 4: Electrical Performance Effects on Wafer Level Test

IntroductionWhat is a Spring Pin Based WLCSP Contact Engine?

44April, 2010April, 2010

For the purposes of this presentation a WLCSP contact engine is a spring pin type of contact in a dielectric housing for wafer level probing using pitches ranging from 300 m to 500 m.

Page 5: Electrical Performance Effects on Wafer Level Test

Spring Pin Circuit Performance Needs

• Power Delivery. • Low Inductance to avoid ground bounce and

power rail collapse.

• Signal Integrity. • Digital

–High Speed Edges • RF

–Controlled Impedance

55April, 2010April, 2010

Page 6: Electrical Performance Effects on Wafer Level Test

Data Sheet Comparisons• A survey of datasheets shows an inconsistant reporting

of electromechanical parameters.

• At a minimum these mechanical factors need to be known for electrical characterization.– Length, Pitch, Radius, Conductivity and Dielectric Constant.

• From these parameters all of the following can be modeled.– Loop, Partial and Mutual Inductance.– Shunt capacitance or Mutual capacitance.– S-Parameters, Phase Delay, Band Width, Rise Time and Isolation.

66April, 2010April, 2010

Page 7: Electrical Performance Effects on Wafer Level Test

Data sheet values• The methods used to extract, calculate or measure the

lumped element electrical parameters are important in understanding how to use them in practice or when comparing pins.

• Lumped element equivalent model parameters are only valid when the physical Length << /10.

• When the Length is not << /10 microwave models should be used.

77April, 2010April, 2010

Page 8: Electrical Performance Effects on Wafer Level Test

Inductance

88April, 2010April, 2010

The lowest self inductance does not mean highest bandwidth.

High bandwidth is obtained by controlled impedance.

Page 9: Electrical Performance Effects on Wafer Level Test

Inductance• Loop inductance is the only inductance

parameter that can be measured directly.

• Self and mutual Inductance are only mathematical concepts that cannot be measured directly.– The inductance of a single pin can be calculated and

uniquely assigned to a pin.

99April, 2010April, 2010

Page 10: Electrical Performance Effects on Wafer Level Test

Capacitance and Resistance• Capacitance can be modeled from

measurements or simulation.– This can be bounded by calculation as well.

• Resistance– Is the smallest factor to model and the easiest to

calculate.

1010April, 2010April, 2010

Page 11: Electrical Performance Effects on Wafer Level Test

Spring Pin Partial Inductance• Partial Inductance may be uniquely

calculated in piecewise segments using the magnetic vector potential.

1111April, 2010April, 2010

A1

A2

M12

I

dlA

I

dsA

I

dsB

IL cssloop

)(

n

cccloop I

dlA

I

dlA

I

dlA

L n

...21

21

j

c

ij I

dlA

M j

i

cpartial I

dlA

L i

Page 12: Electrical Performance Effects on Wafer Level Test

Spring Pin Partial Inductance and Partial Mutual Inductance Between Two Straight

Parallel Segments

1212April, 2010April, 2010

l

rd

l

rd

rd

l

rd

llM ww

ww

opartial 11ln

2

22

l

r

l

r

r

l

r

llL ww

ww

opartial 11ln

2

22

A1A2

M12

Page 13: Electrical Performance Effects on Wafer Level Test

Mutual Inductance and the Integration Path for Two Pins Carrying a Shared Current.

1313April, 2010April, 2010

The sign of the mutal inductance coefficients comes from the dot product of

ij ldA ˆˆ

I2

I1

1A

2A

2ld

1ldB

Page 14: Electrical Performance Effects on Wafer Level Test

Model Topologies• A survey of the electrical models shows an

attempt to attribute inductance to length, capacitance to separation and resistivity to material effects.

• There are many lumped element models used to extract the lumped parameters of spring pins.

1414April, 2010April, 2010

Page 15: Electrical Performance Effects on Wafer Level Test

Models

1515April, 2010April, 2010

Page 16: Electrical Performance Effects on Wafer Level Test

Techniques For Model Fitting• The model is best fit to the measured s-

parameters.

• S11 and S21 are used to fit the impedance profile.

• The model can be used up to the condition of L<</10.

1616April, 2010April, 2010

Page 17: Electrical Performance Effects on Wafer Level Test

Length << /10

1717April, 2010April, 2010

0.00E+00

1.00E+09

2.00E+09

3.00E+09

4.00E+09

5.00E+09

6.00E+09

7.00E+09

8.00E+09

9.00E+09

1.00E+10

1.10E+10

1.20E+10

0.01.02.03.04.05.06.07.08.09.0

10.011.012.013.014.015.016.017.018.019.0

The Region Where the Length < /10 in FR4

Frequency (GHz)

Leng

th (m

m)

Page 18: Electrical Performance Effects on Wafer Level Test

Model Output

June 12 to 15, 2011June 12 to 15, 2011 IEEE SW Test WorkshopIEEE SW Test Workshop 1818

MutualMutual2

Inductor2="L3"Inductor1="L4"M=1.338e-009 {t}K=-1

MUTIND

VARRcontact1Cres1=0.5643 {t}

EqnVar

VARTerm7Cshunt1=0.1847 {t}

EqnVar

VARVAR4Lself1=1.5 {t}

EqnVar

VARVAR5Rskin1=1000K

EqnVar

MutualMutual1

Inductor2="L2"Inductor1="L1"M=3.2e-010 {t}K=1

MUTIND

VARVAR3Lself=0.48 {t}

EqnVar

VARRcontactCres=0.1 {t}

EqnVar

VARTerm1Cshunt=0.18 {t}

EqnVar

VARVAR2Rskin=1000K

EqnVar

5 10 15 20 25 30 350 40

-50

-40

-30

-20

-10

-60

0

freq, GHz

dB(S

(1,1

))dB

(S(3

,3))

dB(S

(5,5

))dB

(S(7

,7))

HFSS

DATA

Page 19: Electrical Performance Effects on Wafer Level Test

Pin Placement• At frequency the inductance of pins in parallel

are not the reciprocal sum of the recipricals due to the mutal inductances.

• Due to the proximity effect current is not shared equally between all pins.

1919April, 2010April, 2010

)(

1...

)(

1

)(

11

22

11

n

niin

n

ii

n

ii

Total MLMLMLL

nTotal LLLL

1....

111

21

Page 20: Electrical Performance Effects on Wafer Level Test

Inductances from a Square Array

2020April, 2010April, 2010

Page 21: Electrical Performance Effects on Wafer Level Test

Summary

2121April, 2010April, 2010

• For optimal power and ground performance. partial Inductance should be used as the main metric to compare contact engines

• Mechanically compare the length to radius ratio.• Beware of stated inductance values in datasheets.

• When high bandwidth is desired a matched impedance is required.

• The dielectric constant of the housing becomes important.

• Z is a function of L and C.

Page 22: Electrical Performance Effects on Wafer Level Test

Summary

2222April, 2010April, 2010

• Inductance should be extracted from an analytical, simulation and measurement.

• Lumped element extractions are accurate when L << /10

• The industry should develop a more standarized way to specify and determine WLCSP spring pin lumped element circuit parametrs.

Page 23: Electrical Performance Effects on Wafer Level Test

2323April, 2010April, 2010

Thank You and Have a Nice Day

References: Clayton R. Paul, Inductance Loop and Partial