ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Fault Modeling.
Digital System Testing and Testable Design
Transcript of Digital System Testing and Testable Design
![Page 1: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/1.jpg)
GENERIC OFF LINE BIST ARCHITECTURE
S.Chandra Sekhar Srinivas
1250210108
18/7/2011
1
DIGITAL SYSTEMS TESTING &TESTABLE DESIGN
![Page 2: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/2.jpg)
INTRODUCTION
We consider BIST approaches for testing a single block
of combinational logic
Here we will consider general off-line BIST structures that are applicable to chips and boards consisting of blocks of combinational logic interconnected by storage cells
18/7/2011
2
DIGITAL SYSTEMS TESTING AND TESTABLE DESIGN
![Page 3: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/3.jpg)
Off line BIST architecture consists of several key elements namely
Test pattern generators (TPG)
Output response analyzers (ORA)
The circuit under test (CUT)
The distribution system (DIST)
The BIST controller
18/7/2011
3
Digital systems testing and testable design
![Page 4: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/4.jpg)
Generic form of Centralized and separate BIST architecture
18/7/2011
4
DIGITAL SYSTEMS TESTING AND TESTABLE DESIGN
![Page 5: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/5.jpg)
Off-line BIST architecture at the chip level and board level can be classified according to the following criteria
Centralized or Distributed BIST circuitry
Embedded or Separate BIST elements
5
![Page 6: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/6.jpg)
Generic form of distributed and separate BIST architectures
18/7/2011
6
DIGITAL SYSTEM TESTING AND TESTABLE DESIGN
• Here each cut is associated with its own TPG and ORA circuitary
• These leads to more overhead but less test time
• Accurate diagnosis
![Page 7: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/7.jpg)
18/7/2011
7
DIGITAL SYSTEM TESTING AND TESTABLE DESIGN
Generic form of distributed and Embedded BIST architecture
•Here TPG and ORA elements are configured from functional elements with in the CUT, such as registers
• Advantage : This leads to more complex design to control and
has less hard ware
![Page 8: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/8.jpg)
The choice of BIST architecture is a function of several factors , some of which are listed below .
Degree of test parallelism Fault coverage Levels of packaging Test time Physical constraints Complexity of replaceable units Factory and field test and repair strategy Performance degradation
18/7/2011
8
DIGITAL SYSTEM TESTING AND TESTABLE DESIGN
![Page 9: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/9.jpg)
Specific BIST architectures
Several BIST architectures proposed by various research and development groups
Centralized and Sepreate Board – level BIST architecture (CSBL)
Built in Evaluation and Self – Test architecture (BEST)
18/7/2011
9
DIGITALSYSTEM TESTING AND TESTABLE DESIGN
![Page 10: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/10.jpg)
Centralized and Separate Board – level BIST architecture (CSBL)
It has the following attributes
Centralized and Separate BIST architecture
No boundary scan
Combinational or Sequential CUT
10
DIGITALSYSTEM TESTING AND TESTABLE DESIGN
18/7/2011
![Page 11: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/11.jpg)
18/7/2011
11
DIGITAL SIGNAL PROCESSORS & ARCHITECTURES
A centralized and separate BIST architecture (CSBL)
![Page 12: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/12.jpg)
Built in Evaluation and Self – Test architecture (BEST)
The built in evaluation and self test architecture is an application of the CSBL design to chips
The below figure shows BEST architecture
18/7/2011
12
DIGITAL SYSEM TESTING AND TESTABLE DESING
![Page 13: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/13.jpg)
In General logic being tested is a sequential circuit
The inputs to the CUT are driven my a PRPG and the outputs are compressed using a MISR
Either a MUX can be used or PI’s can be loaded into the PRPG and then loaded into the CUT . The same concept applied to the output
Both Embedded and Separate version of architecture exists
18/7/2011
13
DIGITAL SYSTEM TESTING AND TESTABLE DESIGN
![Page 14: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/14.jpg)
Embedded : PI’s and PO’s to the CUT go directly to registers and driven by registers
Separated : PRPG and MISR need to be added to the CUT
Here the BIST architecture results in low fault coverage because they are based on the testing sequential circuits
18/7/2011
14
DIGITALs SYSTEM TESTING AND TESTABLE DESIGN
![Page 15: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/15.jpg)
CONCLUSION
To over come this problem an internal scan path can be used with in the CUT
So that the testing of CUT can be reduced to the problem of testing the combinational logic.
18/7/2011
15
DIGITAL SYSTEM TESTING AND TESTABLE DESGN
![Page 16: Digital System Testing and Testable Design](https://reader034.fdocuments.in/reader034/viewer/2022050804/54ff06294a7959f4248b56f4/html5/thumbnails/16.jpg)
THANK YOU
18/7/2011
16
DIGITAL SYSETM TESTING AND TESTABLE DESIGN