Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 ·...
Transcript of Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 ·...
![Page 1: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/1.jpg)
Computer ArchitectureComputer Architecture
Lecture VLecture V
Intel x86 family Microprocessors ArchitectureIntel x86 family Microprocessors Architecture
![Page 2: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/2.jpg)
Intel Architecture (IA) ProcessorsIntel Architecture (IA) ProcessorsMoore's Law:In the mid-1960s, Intel Chairman of the Board Gordon Moore deduced a principle: the computing power and the complexity (or roughly, the number of transistors per CPU chip) of the silicon integrated circuit microprocessor doubles every one to two years, and the cost per CPU chip is cut in half.
Fig. 1. Evolution of IA Processors until year2000
![Page 3: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/3.jpg)
Fig. 2a. Simpliest IA processor pins with description
IA86 Pins, cd.IA86 Pins, cd.
![Page 4: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/4.jpg)
Fig. 2b. Simpliest IA processor pins with description continued
IA86 Pins, cd.IA86 Pins, cd.
![Page 5: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/5.jpg)
IA Processors MicroarchitectureIA Processors Microarchitecture
Fig. 3. IA processors microarchitecture
IA Selected UnitsIA Selected Units
![Page 6: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/6.jpg)
IA Processors Microarchitecture IA Processors Microarchitecture selected units, cd. selected units, cd.
![Page 7: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/7.jpg)
IA General-Purpose Registers IA General-Purpose Registers
Fig. 4. IA32 General-Purpose Registers
![Page 8: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/8.jpg)
IA Memory Addressing Modes IA Memory Addressing Modes
Fig. 5a. Addressing Modes
Fig. 5b Segment registers meaning under certain addressing modes
![Page 9: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/9.jpg)
IA Flags Register IA Flags Register
Fig. 6a. Flags register Fig. 6b. Selected instructions that use Flags Register
![Page 10: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/10.jpg)
IA Integer Data TypesIA Integer Data Types
![Page 11: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/11.jpg)
IA Flaoating Point Unit and it's Data TypesIA Flaoating Point Unit and it's Data Types
![Page 12: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/12.jpg)
IA StackIA Stack
Fig. 7b. Pushing poping stack instructions
Fig. 7a. Procedure call instructions using stack
![Page 13: Computer Architecture - Urząd Miasta Łodzidpuchala/CompArch/Lecture_4.pdf · 2009-03-26 · General-Purpose Registers o 16-bit cx OX 32-bit EAX EBX E cx EDX EBP ESI EDI ESP AH CH](https://reader034.fdocuments.in/reader034/viewer/2022042106/5e847634b1f0ee06b7647b11/html5/thumbnails/13.jpg)
Thank you for today's lecture.Thank you for today's lecture.