Post on 05-Apr-2018
8/2/2019 Tai Lieu Core 2 Duo
1/41
HC VIN CNG NGH BU CHNH VIN THNG
*****************************
BO CO BI TP NHMBO CO BI TP NHM
MN : K THUT VI X LMN : K THUT VI X L
BI : TM HI BI : TM HIU V VI X L INTEL CORE 2 DUAL
Ging vin : Hong Xun Du
Lp : D09CNTT1
Nhm 3:
Nguyn Cng c
Thanh Dun
L i Dng
Nguyn Vn ng
ng Thanh H
Mc lc
1. Gii thiu xut s ca Core 2 Dual2. Ni dung chnh
a. S kin trc Coreb. Cu to phn cng Core 2 Dualc. Tp lnh ca Core 2 Dual
3. Cc c im cng ngh mi4. Ti liu tham kho.
1
8/2/2019 Tai Lieu Core 2 Duo
2/41
I . Gii thiu xut x ca Core 2 Duo
Nn vi x l th h mi ca Intel ( Core 2 Dual) chnh thc c hng ny cng b
ton cu hm 28/7/2006 vi 10 loi chip cho my tnh bn v xch tay. Tch hp 291
triu bng bn dn, tiu th in nng t hn 40%, dng chip c mong i t lu ny c
s h tr ca hn 550 thit k h thng - ln nht trong lch s ca Intel.
Vo thng 1 nm 2006 AMD chnh thc tung ra th trng th h CPU K8 s dng
socket AM2( socket AM2 c 940 chn).Th h CPU K8 ny h tr Ram DDR2 v c thm
mt s tnh nng v cng ngh mi nh: cng ngh my tnh o AMD virtualiation, cng
ngh Integrated Memory Controller gip bo m tr ngn trong qu trnh CPU x
l d liu. Thi im vi s l K8 ca AMD c xem l b x l vi gii php tin b
nht, hin nhin AMD hn hn Intel v nhiu mt : t nht l v mt cng ngh Intel cn
t ra lc hu hn so vi AMD.
Trc thi gian ny Intel vn cn ang s dng kin trc NetBurst vi th h Pentium
4 chy vi tc 1.5Ghz trn nn Socket 423 chn. Tuy nhin khng mun AMD vt
mt qu lu Intel a ra mt chin lc cng ngh mi cho ring mnh: cng ngh Dual
core ( cng ngh 2 nhn) c tch hp thm cng ngh Hyper Threarding ( Cng ngh Siu
phn lung ) ra i vo nm 2002.Tiu biu vi sn phm Core Duo (c bit n vi
tn m l Yonah), Core Duo l mt tn thng mi cho Pentium M processor c hai li x
l v c sn xut di cng ngh 90 nm .Vi s ra i ca cng ngh Dual Core v th ca Intel c ly li nhanh chng.
Khng ch dng li Intel cho ra i th h li kp th hai vi sn phm tiu biu l
Core 2 Duo. Core 2 Duo l tn thng mi cho b vi x l c tn m l Merom (cho cc
my laptop) hoc Conroe (cho cc my desktop), s dng kin trc mi li siu nh.
tng v nn tng cho Merom bt u t Banias, tn m ca chip Pentium M u tin.
Sau , Dothan c gii thiu l phin bn Banias 90 nm. Thng 1 nm chip Yonah
(Core Duo) 65 nm ra i v n thng 3 th c qung b rng ri nh vi x l li i u
tin cho nn di ng ca Intel.
i thit k ti Haifa (Israel) do Mooly Eden (hin l Ph ch tch kim tng gim c
nn tng di ng ca Intel) lnh o l nhng ngi pht minh ra nn Banias v cng l
nhng ngi pht trin vi kin trc Core.
2
8/2/2019 Tai Lieu Core 2 Duo
3/41
Thc ra y l kin trc tng t nh kin trc siu nh c s dng trong Pentium
M nhng c thm nhiu tnh nng mi c b sung, nh h tr SIMD instructions, cng
ngh Virtualization Technology cho php chy cng lc nhiu HH, tng cng bo v h
thng trc s tn cng ca virus (Execute Disable Bit), ti u tc VXL nhm tit kim
in nng (Enhanced Intel SpeedStep Technology), qun l my tnh t xa (Intel Active
Management Technology).
Cc chip mi c 291 triu bng bn dn, 2 li dng b nh m L2 cache (4 MB cho
Core 2 Duo E6000 v T7000; 2 MB cho T5000 v phin bn E4000). Trong t hp "Core":
Woodcrest (Xeon 5100) v 2 chip Core 2 Duo Merom v Conroe th Merom cung cp nn
tng cng ngh cho Conroe v Woodcrest.
Core 2 Duo c pht hnh di dng cc sn phm E6000 (trc y mang tn m
Conroe) dnh cho my tnh bn v dng T5000/T7000 (tn m trc y l "Merom")
dnh cho my xch tay. Ch "E" biu th mc tiu th nng lng 50 watt v cao hn
(dng chip ch o E6000 thuc nhm tiu th 65 watt); ch "T" c dng cho cc chiptiu th t 25 n 49 watt.
Core 2 Duo vi tn m Conroe c 291 triu transistor, b nh m L2 4 MB, bus h
thng 1066 MHz, socket 775LGA. Mt s BXL thuc dng ny:E6600 (2,4 GHz), E6700
(2,66 GHz).
Core 2 Duo vi tn m Allendale (hay Conroe-L) E6300 (1,86 GHz), E6400 (2,13
GHz) c 167 triu transistor, b nh m L2 2MB, bus h thng 1066 MHz, socket
775LGA. Ring E4300 (1,8 GHz) xut hin nm 2007 c b nh m L2 2 MB, bus 800
MHz, khng h tr Virtualization Technology.
Core 2 Duo tn m Merom dnh cho MTXT c cng sut tiu th chun TDP l 35W
v gy n tng su sc vi cng sut 5W khi chy kiu ULV (Ultra Low Voltage) . Intel
tuyn b b vi x l mi Core 2 ca h chy nhanh hn 20% khi cng vi mc tiu th
in nng so vi b vi x l Core Duo.
3
8/2/2019 Tai Lieu Core 2 Duo
4/41
*Mt s thng s ca Merom:
- Cng ngh sn xut: 65 nm
- Kch thc nhn: 143 mm2
- Transistors: 291 triu
- Tc xung nhp: 1.06 GHz 2.4 GHz
- FSB: 533 MHz 800 MHz
- B nh Cache L1: 32 KB + 32 KB
- B nh Cache L2: 2 MB 4 MB Shared
- S tng Pipeline: 14
- S b Decoder: 1 Complex + 3 Simple
- Tc gii m nhanh nht: 4 + 1
Cc thng s chnh Intel Core2 Duo Processor
- Kiu chn: Soket LGA775
- Sn xut da trn x l 65 nm.
- Tc x l t 1,8GHz n >= 3,16GHz
- Tc FSB: 800MHz, 1066MHz v 1333MHz
- B nh Cache L1 cho lnh 32 KB v d liu 32KB cho mi li.
- Cache L2 t 2MB n 6MB dng chung cho c 2 nhn
- Tng thch vi Memory l DDR2
- Chipset h tr l Intel 945GC, 945GT, 946PL, 946GZ, Q963, Q965, P965,G965
- Tp lnh MMX, SSE, SSE2, SSE3.
- H tr cng ngh Intel Virtualization (tr Core 2 Duo E4300)
- H tr cngngh Intel EM64T .
- H tr Execute Disable Bit.
- Kh nng qun l ngun thng minh - Intelligent Power Capability.
- H tr cng ngh Enhanced SpeedStep
II. Ni dung chnh
4
8/2/2019 Tai Lieu Core 2 Duo
5/41
A.S kin trc core
hiu v cc vi cu trc corechng ta tr v lch s cc dng core ca intel ,dng
core 2 nhn u tin ca Intel l Dual core( y chng ti ch cp n dng 2 nhn tr
ln).N c 2 CPU tht, hon chnh bn trong 1 con chip. Core Duo c sn xut bng
cng ngh 65nm (tn m l Yonah). Core Duo dng kin trc li siu nh gn ging vi
Pentium nhng c b sung thm nhiu tnh nng mi. B nh m cp 2 (Cache L2) ca
Core Duo c chia u cho mi nhn.Ngha l nu Cache L2 l 2 MB th nhn 1 v nhn
2 c s dng ti a l 1 MB d d d thiu ,chnh v iu ny gii thch v sao dng dual
core hao tn in nng v tc .
Cu trc Dual Core
Khc phc nhc im ca dng dual core intel cho ra i dng Core 2 duo .Core 2
duo ngoi nhng tnh nng mi th ci tin tiu biu nht l vic Share dung lng Cache
L2 ca 2 nhn. Ngha l nu Cache L2 l 2 MB th nhn 1 khng phi dng c nh 1 MB
na m nu c thiu th ly phn dung lng d ca nhn 2 dng tip (iu ny i vi
Duo Core l khng th) nn vic x l s nhanh hn (v khi Duo Core xi ht 1 MB L2
Cache m vn cn thiu th s truy xut vo RAM ly d liu, m RAM th c tc
truy xut chm hn Cache L2). Cc b vi x l Core 2 Duo t E7200 tr v sau c
sn xut theo cng ngh 45nm .
5
8/2/2019 Tai Lieu Core 2 Duo
6/41
Cu trc Core 2 duo
Nh vy vi cu trc core c hiu theo cch nm na l s ci tin v mt s lng
nhn v cache.
Kin trc Core c 5 cng gi i nhng ba trong s chng c s dng cho vic gi
cc ch lnh ni micro-ops n cc khi thcthi. iu c ngha rng cc CPU ang s
dng kin trc Core c th gi ba a ch lnh micro-ops n khi thc thi trn mt chuk clock.
Kin trc Core cung cp mt FPU m rng v mt IEU m rng (ALU) khi chngta
mang ra so vi kin trc Pentium M. iu ny c ngha rng kin trcCore c th x l
n ba ch lnh s nguyn trn mt chu k clock,trong khi Pentium M ch c hai.
S khi chnh ca cc khi thc thi trong kin trc Core.
6
8/2/2019 Tai Lieu Core 2 Duo
7/41
IEU: Instruction ExecutionUnit l ni cc ch lnh c thc thi. Khi ny cng
c bit n l khi ALU (Arithmetic and Logic Unit). Cc ch lnh thng thng
cng c bit l cc ch lnh s nguyn.
JEU: Jump Execution Unit x l r nhnh v cng c bit n vi tn Branch
Unit.
FPU:Floating-Point Unit. Khi ny chu trch nhim cho vic thc thi cc biu thc
ton hc floating-point v cng c cc ch lnh MMX v SSE.Trong CPU ny, cc
FPU khng hon thin v mt s kiu ch lnh(FPmov, FPadd v FPmul) ch
c thc thi trn cc FPU no :
o FPadd: Ch c FPU ny mi c th x l cc ch lnh cng floating-pointnh ADDPS.
o FPmul: Ch c FPU ny mi c th x l cc ch lnh nhn floating-point
nh MULPS
o FPmov:Cc ch lnh cho vic np hoc copy mt thanh ghi FPU, nh
MOVAPS (cdng truyn ti d liu n thanh ghi SSE 128-bit
XMM). Kiu chlnh ny c th c thc thi trn cc FPU, nhng ch trn
cc FPU thhai v th ba nu cc ch lnh Fpadd hay Fpmul khng c
trongReservation Station.
Load: khi ny dng x l cc ch lnh yu cu d liu c c t b nh
RAM.
Store Data: Khi ny x l cc ch lnh yu cu d liu c ghi vo b nh RAM.
7
8/2/2019 Tai Lieu Core 2 Duo
8/41
8
8/2/2019 Tai Lieu Core 2 Duo
9/41
B.Cu to phn cng CPU( Core 2 Dual)
Nhn mt cch tng th h thng trn chng ta c th thy rng vi s l core 2 duo bao
gm ba thnh phn chnh l:
+ CPU l b s l trung tm ca h thng v nm v tr trn cng.Cc thnh phn chnh
ca CPU gm khi tnh ton ALU , b s l trung tm CU v cc BUS h thng c bng
thng ln . Chc nng chnh ca CPU l tin hnh cc thao tc tnh ton x l, a ra cc
tn hiu a ch, d liu v iu khin nhm thc hin mt nhim v no do ngi lp
trnh a ra thng qua cc lnh.
+ Chip Cu Bc(North Bridge) l IC quan trng nht trn Mainboard, n quyt nh
mnh v gi thnh ca Main. Chip Cu Bc iu khin trc tip cc thnh phn nh :
9
8/2/2019 Tai Lieu Core 2 Duo
10/41
o iu khin CPU
o iu khin b nh RAM
o iu khin Video Card
o V trao i d liu vi Chip Cu Nam.
Cc thnh phn do Chip Cu Bc thc hin (CPU, RAM, Video Card) phi ng b vi
nhau v thuc phm vi ca Chip Cu Bc h tr th chng mi dot ng c.
Trong thc t, mi loi Chip Cu Bc ch h tr khong 2 loi CPU, 2 loi RAM v 2
loi Video Card, nu bn s dng CPU hay RAM hay Video Card m Chip Cu Bc khng
h tr th n s khng hot ng c.
+ Chp Cu Nam(South Bridge) cn gi l I/O Controller Hud (ICH), l mt chip m
nhim nhng vic c tc chm ca Mainboard trong Chipset. Khc vi Chip Cu Bc,Chip Cu Nam khng c kt ni trc tip vi CPU, chnh xc hn Chp Cu Nam kt
ni vi CPU thng qua Chp Cu Bc.
V Chp Cu Nam c t xa CPU hn, n c giao trch nhim lin lc vi cc thit
10
8/2/2019 Tai Lieu Core 2 Duo
11/41
b c tc chm hn. Mt Chip Cu Nam in hnh thng c th lm vic c vi vi
loi Chip Cu Bc khc nhau. Trc y cng giao tip chung gia Chip Cu Bc v Chip
Cu Nam n gin l BUS PCI, hin nay phn ln cc Chipset hin thi s dng giao cc
giao tip chung c thit k c quyn c hiu nng cao hn.
Tn gi Chip Cu Nam bt ngun t vic v mt kin trc trn s .Nhim v chnh
ca Chip cu Nam l kt ni :
o Vi Chip cu bco Cng USB 2.0
o a cng
o V cc cng giao tip
11
8/2/2019 Tai Lieu Core 2 Duo
12/41
C.Tp lnh ca core 2 duo
1 .T CHC LNH CA VI X L Core 2 Duo
a. Dng lnh :
- Mt lnh ca vi x l Core 2 Duo c dng tng qut nh sau :
,
- M gi nh gip cho ngi s dng bit hot ng ca lnh. M gi nh thng l
cc ch ting anh vit tt nh : MOV l lnh chuyn, ADD l lnh cng, AND l lnh
v lun l, JMP l lnh nhy . . .
- Ton hng ch gi kt qu (nu c yu cu) sau khi thi hnh lnh. Ton hng ch
c th l thanh ghi hay b nh.
- Ton hng ngun c th l thanh ghi, b nh hay mt s tc thi.
- Ton hng thanh ghi l cc thanh ghi ca vi x l 86 gm cc thanh ghi tng qut (8
bit ln 16 bit) v cc thanh ghi on bit.
- Ton hng s tc thi c th l s trong cc h m khc nhau v c vit theo qui
nh nh sau :
. S h 2 : B ( l 1 bit nh phn).
V d : 01101101B, 11111111B. S h 10 : , hay D ( l mt s thuc h 10).
V d : 65535, 1000
. S h 16 : H v bt u bng s ( l mt s thuc h 16).
V d : 1A59H, 0E05BH
- Ton hng b nh dng trong tp lnh vi x l 86 s dng phng php nh a ch tng
hp c gi l a ch hiu dng.
b a ch hiu dng :
- a ch hiu dng l t hp ca 3 nhm sau c t trong du ngoc vung [ ]:
. Nhm thanh ghi ch s : SI, DI
. Nhm thanh ghi nn : BX, BP
. a ch trc tip : s 16 bit
12
8/2/2019 Tai Lieu Core 2 Duo
13/41
- Cc thanh ghi trong cng mt nhm khng c xut hin trong cng mt a ch hiu
dng.
- a ch hiu dng chnh l thnh phn offset ca a ch lun l b nh.
- Segment ca a ch hiu dng c mc nh nh sau :
. Nu khng s dng BP trong a ch hiu dng th mc nh theo thanh ghi DS.
. Nu c BP trong a ch hiu dng th mc nh theo thanh ghi SS.
- Cc hot ng thc hin trn b nh thng qua a ch hiu dng chia ra lm 2 trng
hp : hot ng 8 bit v hot ng 16 bit.
- Hot ng b nh 8 bit lm vic trn 1 byte b nh ngay v tr ch ra bi a ch hiu
dng.
- Hot ng b nh 16 bit s lm vic trn 2 byte b nh c a ch k tip nhau v nidung ca chng c ghp li thnh d liu 16 bit theo qui tc "byte cao a ch cao, byte
thp a ch thp"
- thun tin trong vn gii thch lnh, ta qui c thm cch din t sau :
. D liu 8 bit ca b nh : [a ch ]
. D liu 16 bit ca b nh : [a ch +1,a ch]
- xc nh r hot ng ca b nh, ta phi dng thm ton t PTR nh sau :
. Hot ng 8 bit : BYTE PTR [1000h] l tham kho 1 byte b nh c a
ch 1000h
. Hot ng 16 bit : WORD PTR [1000h] l tham kho n 2 byte b nh
lin tip 1000h v 1001h
2. CC NHM LNH CA VI X L Core 2 Duo
K hiu qui c :
- Cc ch vit tt dng trong cc nhm lnh :
reg : thanh ghi tng qut.
reg16 : thanh ghi 16 bit.
segreg : thanh ghi on.
accum : thanh ghi b tch ly AX hoc AL.
mem : b nh (a ch hiu dng).
13
8/2/2019 Tai Lieu Core 2 Duo
14/41
mem16 : b nh 2 byte lin tip (a ch hiu dng).
mem32 : b nh 4 byte lin tip (a ch hiu dng).
immed : s tc thi.
immed8 : s tc thi 8 bit.
shortlabel : nhn ngn (-128 byte +127 byte).
nearlabel : nhn trong on (2 byte offset).
farlabel : nhn ngoi on (4 byte : 2 byte segment v 2 byte offset).
a. Nhm lnh chuyn d liu :
Lnh MOV :
- Dng lnh : MOV reg,reg MOV reg,immed
MOV mem,reg MOV mem,immed
MOV reg,mem MOV mem16,segreg
MOV reg16,segreg MOV segreg,mem16
MOV segreg,reg16
MOV DL,BH ; DL BH
MOV [SI+1000h],BP ; [SI+1001h, SI+1000h] BP
MOV DX,[1000h] ; DX [1001h,1000h]
MOV DX,DS ; DX DSMOV ES,BX ; ES BX
MOV DI,12h ; DI 12h
MOV AL,12h ; AL 12h
a Lnh PUSH :
- Dng lnh : PUSH reg16 PUSH segreg
PUSH mem16
- Gii thch : SP SP-2
[SS:SP+1,SS:SP] thn
Lnh POP :
- Dng lnh : POP reg16 POP segreg
POP mem16
14
8/2/2019 Tai Lieu Core 2 Duo
15/41
- Gii thch : th [SS:SP+1,SS:SP] SP SP+2
- Tc ng c : OF DF IF SF ZF AF PF CF
- Ly d liu t nh chng vo ton hng ch.
Lnh IN :
- Dng lnh : IN accum,immed8 IN accum,DX
- Gii thch : btl [cng IO]
- Tc ng c : OF DF IF SF ZF AF PF CF
- Nhp d liu t cng xut nhp vo thanh ghi b tch ly AL hay AX. Trng
hp AX s nhp byte thp trc, byte cao sau.
Lnh OUT :
- Dng lnh : OUT immed8,accum
OUT DX,accum
- Gii thch : [cng IO] btl
- Tc ng c : OF DF IF SF ZF AF PF CF
- Xut d liu t thanh ghi b tch ly AL hoc AX ra cng xut nhp c a ch 8
bit l s tc thi immed8 hay c a ch 16 bit trong thanh ghi DX.
Lnh XLAT :
- Dng lnh : XLAT
- Gii thch : AL [DS:BX+AL]
- Tc ng c : OF DF IF SF ZF AF PF CF
- Lnh XLAT c ng dng trong m ha d liu.
Lnh LEA :
- Dng lnh : LEA reg16,mem
- Gii thch : th a ch
15
8/2/2019 Tai Lieu Core 2 Duo
16/41
- Tc ng c : OF DF IF SF ZF AF PF CF
- Np a ch hiu dng vo thanh ghi 16 bit.
Lnh LDS :
- Dng lnh : LDS reg16,mem32
- Gii thch : DS [a ch+3,a ch+2]
th [a ch+1,a ch]
- Tc ng c : OF DF IF SF ZF AF PF CF
- Np 4 byte b nh (con tr) vo thanh ghi DS v mt thanh ghi tng qut.
Lnh LES :
- Dng lnh : LES reg16,mem32
- Gii thch : ES [a ch+3,a ch+2]th [a ch+1,a ch]
- Tc ng c : OF DF IF SF ZF AF PF CF
- Np 4 byte b nh (con tr) vo thanh ghi ES v mt thanh ghi tng qut.
Lnh PUSHF :
- Dng lnh : PUSHF
- Gii thch : SP SP - 2 [SS:SP+1,SS:SP] Flags
- Tc ng c : OF DF IF SF ZF AF PF CF
- y thanh ghi c vo chng.
Lnh POPF :
- Dng lnh : POPF
- Gii thch : Flags [SS:SP+1,SS:SP] SP SP + 2
- Tc ng c : OF DF IF SF ZF AF PF CF
16
8/2/2019 Tai Lieu Core 2 Duo
17/41
- Ly thanh ghi c t chng ra.
b. Nhm lnh s hc :
Lnh ADD :
- Dng lnh : ADD reg,reg ADD reg,immed
ADD mem,reg ADD mem,immed
ADD reg,mem ADD accum,immed
- Gii thch : th th + thn
- Cng ton hng ngun vo ton hng ch. Kt qu ct vo ton hng ch.
Lnh ADC :
- Dng lnh : ADC reg,reg ADC reg,immed
ADC mem,reg ADC mem,immed
ADC reg,mem ADC accum,immed
- Gii thch : th th + thn + CF
- Cng ton hng ch vi ton hng ngun vi c nh. Kt qu ct vo ton hng
ch. ADC dng cho php cng 2 s c chiu di nhiu byte.
Lnh INC :
- Dng lnh : INC reg INC mem
- Gii thch : th th + 1
- Tng tc l cng 1 vo ton hng ch nhng khng nh hng c nh.
Lnh AAA :
- Dng lnh : AAA
- Gii thch : Nu (b3b2b1b0 ca AL) > 9 hoc AF=1 th
AL (AL+6) and 0Fh, AH AH+1, CF 1, AF 1
- Chnh ASCII sau php cng. Chnh kt qu trong AL thnh 2 s BCD khng nn trong
AH v AL.
17
8/2/2019 Tai Lieu Core 2 Duo
18/41
Lnh DAA :
- Dng lnh : DAA
- Gii thch : Nu (b3b2b1b0 ca AL) > 9 hoc AF=1 th
AL (AL+6), AF 1
Nu AL > 9Fh hoc CF=1 th
AL AL+60h, CF 1
- Chnh thp phn sau php cng. Chnh kt qu trong AL thnh s BCD nn trong AL.
Lnh SUB :
- Dng lnh : SUB reg,reg SUB reg,immed
SUB mem,reg SUB mem,immed
SUB reg,mem SUB accum,immed
- Gii thch : th th - thn
- Tr ton hng ch cho ton hng ngun. Kt qu ct vo ton hng ch.
Lnh SBB :
- Dng lnh : SBB reg,reg SBB reg,immed
SBB mem,reg SBB mem,immedSBB reg,mem SBB accum,immed
- Gii thch : th th - thn - CF
. Lnh DEC :
- Dng lnh : DEC reg DEC mem
- Gii thch : th th - 1
- Gim tc l tr 1 vo ton hng ch nhng khng nh hng c nh.
Lnh NEG :
- Dng lnh : NEG reg NEG mem
- Gii thch : th b 2(th)
- Ly b 2 ton hng ch.
18
8/2/2019 Tai Lieu Core 2 Duo
19/41
Lnh CMP :
- Dng lnh : CMP reg,reg CMP reg,immed
CMP mem,reg CMP mem,immed
CMP reg,mem CMP accum,immed
- Gii thch : th - thn
- So snh. Thc hin tr ton hng ch cho ton hng ngun, khng lu li kt qu
m ch gi li tc ng ca php tr ln cc c.
Lnh AAS :
- Dng lnh : AAS
- Gii thch : Nu (D3D2D1D0 ca AL) > 9 hoc AF=1 th
AL (AL - 6) and 0Fh, AH AH - 1, CF 1, AF 1
- Chnh ASCII sau php cng. Chnh kt qu trong AL thnh 2 s BCD khng nn trong
AH v AL.
Lnh DAS :
- Dng lnh : DAS
- Gii thch : Nu (D3D2D1D0 ca AL) > 9 hoc AF=1 th
AL (AL - 6), AF 1Nu AL > 9Fh hoc CF=1 th
AL AL - 60h, CF 1
- Chnh thp phn sau php tr. Chnh kt qu trong AL thnh s BCD nn trong AL.
Lnh MUL :
- Dng lnh : MUL reg MUL mem
- Gii thch : Ton hng ngun 8 bit th : AX AL * thn8
Ton hng ngun 16 bit th : DX AX AX * thn16
- Nhn hai s khng du 8 bit hay 16 bit. S bit thc hin c xc nh bng chiu di
ca ton hng ngun.
Lnh DIV :
- Dng lnh : DIV reg DIV mem
19
8/2/2019 Tai Lieu Core 2 Duo
20/41
- Gii thch : Ton hng ngun 8 bit th : AL (AX / thn8)
AH s d ca (AX / thn8)
Ton hng ngun 16 bit th : AX (DXAX / thn16)
DX s d ca (DXAX / thn16)
- Chia hai s khng du.
Lnh IDIV :
- Dng lnh : IDIV reg IDIV mem
- Chia hai s c du. Thc hin ging nh lnh DIV nhng kt qu coi l s c du.
Lnh AAD :
- Dng lnh : AAD
- Gii thch : AL ((AH * 0Ah) + AL)
AH 0
- Chnh ASCII trc php chia IDIV. C th dng lnh ny i s BCD khng nn
trong AX ra thnh gi tr nh phn trong AL.
Lnh CWD :
- Dng lnh : CWD
- Gii thch : Nu AX < 8000h th DX 0000h
Nu AX >= 8000h th DX 0FFFFh
- M rng du trc khi dng lnh chia. i s 2 byte c du trong AX thnh s 4 byte cdu trong DXAX.
C.Nhm lnh lun l :
Lnh NOT :
- Dng lnh : NOT reg NOT mem
- Gii thch : th b 1 ca th
- o hay ly b 1.
Lnh SHL/SAL :
- Dng lnh : SHL reg,1 SHL mem,1
SHL reg,CL SHL mem,CL
- Gii thch : th (th) dch tri 1 hay nhiu bit.
20
8/2/2019 Tai Lieu Core 2 Duo
21/41
- Dch tri. Dng SHL reg,1 dng dch tri 1 bit. Dng SHL reg,CL dng dch tri
nhiu bit. Lc thanh ghi CL cha s bit cn dch.
Lnh SHR :
- Dng lnh : SHR reg,1 SHR mem,1
SHR reg,CL SHR mem,CL
- Gii thch : th (th) dch phi lun l 1 hay nhiu bit.
- Dch phi lun l. Dng c thanh ghi CL dng dch nhiu bit.
Lnh SAR :
- Dng lnh : SAR reg,1 SAR mem,1
SAR reg,CL SAR mem,CL
- Gii thch : th (th) dch phi s hc 1 hay nhiu bit.
- Dch phi s hc. Dng c thanh ghi CL dng dch nhiu bit.
Lnh ROL :
- Dng lnh : ROL reg,1 ROL mem,1
ROL reg,CL ROL mem,CL
- Gii thch : th (th) quay tri khng qua c nh 1 hay nhiu bit.- Quay tri khng qua c nh. Dng c thanh ghi CL dng quay nhiu bit.
Lnh ROR :
- Dng lnh : ROR reg,1 ROR mem,1
ROR reg,CL ROR mem,CL
- Gii thch : th (th) quay phi khng qua c nh 1 hay nhiu bit.
- Quay phi khng qua c nh. Dng c thanh ghi CL dng quay nhiu bit.
Lnh RCL :
- Dng lnh : RCL reg,1 RCL mem,1
RCL reg,CL RCL mem,CL
- Gii thch : th (th) quay tri qua c nh 1 hay nhiu bit.
21
8/2/2019 Tai Lieu Core 2 Duo
22/41
- Quay tri qua c nh. Dng c thanh ghi CL dng quay nhiu bit.
Lnh RCR :
- Dng lnh : RCR reg,1 RCR mem,1
RCR reg,CL RCR mem,CL
- Gii thch : th (th) quay phi qua c nh 1 hay nhiu bit.
- Quay phi qua c nh. Dng c thanh ghi CL dng quay nhiu bit.
Lnh AND :
- Dng lnh : AND reg,reg AND reg,immed
AND mem,reg AND mem,immed
AND reg,mem AND accum,immed
- Gii thch : th th AND thn.
- V lun l. Xa c nh v 0.
Lnh TEST :
- Dng lnh : TEST reg,reg TEST reg,immed
TEST mem,reg TEST mem,immed
TEST reg,mem TEST accum,immed
Lnh OR :
- Dng lnh : OR reg,reg OR reg,immed
OR mem,reg OR mem,immed
OR reg,mem OR accum,immed
- Gii thch : th th OR thn.
- Hay lun l. Xa c nh v 0.
Lnh XOR :
- Dng lnh : XOR reg,reg XOR reg,immed
XOR mem,reg XOR mem,immed
XOR reg,mem XOR accum,immed
- Gii thch : th th XOR thn.
22
8/2/2019 Tai Lieu Core 2 Duo
23/41
- Hay ngoi lun l. Xa c nh v 0.
Lnh SCAS :
- Dng lnh : SCASB
SCASW
- Qut chui ngha l so snh byte trong thanh ghi AL hay word trong thanh ghi AX vi
chui ch. Cp thanh ghi ES:DI gi a ch chui ch. a ch chui ch c t ng
tng hay gim sau mi ln so snh. Chiu tng gim a ch ty thuc c nh hng DF.
DF=0 x l tng a ch. DF=1 x l gim a ch.
- Lnh ny thng dng kt hp vi tip u lnh REPNE thc hin vic tm kim mt
d liu trong mt chui. Lc thanh ghi CX gi chiu di chui.
- C th c hai nguyn nhn lm ngng lnh qut chui : hoc tm thy d liutrong chui (ZF=1 hay CX 0), hoc ht chui m vn cha tm thy d liu (ZF=0 hay
CX=0).
Lnh LODS :
- Dng lnh : LODSB
LODSW
- Np chui ngun byte vo thanh ghi AL hay chui ngun word vo thanh ghi AX. Cpthanh ghi DS:SI gi a ch chui ngun. a ch chui ngun c t ng tng hay gim
sau mi ln np. Chiu tng gim a ch ty thuc c nh hng DF. DF=0 x l tng a
ch. DF=1 x l gim a ch.
Lnh STOS :
- Dng lnh : STOSB
STOSW
- Ct byte trong thanh ghi AL hay word trong thanh ghi AX vo chui ch. Cp thanh ghi
ES:DI gi a ch chui ch. a ch chui ch c t ng tng hay gim sau mi ln
ct. Chiu tng gim a ch ty thuc c nh hng DF. DF=0 x l tng a ch. DF=1
x l gim a ch.
23
8/2/2019 Tai Lieu Core 2 Duo
24/41
d. Chuyn iu khin :
Lnh CALL :
- Dng lnh : CALL nearlabel CALL mem16
CALL farlabel CALL mem32
CALL reg16
- a ch tr v chnh l ni dung hin ti ca cp thanh ghi CS:IP.
- Vi lnh gi gin tip qua b nh ta c th t chc sp xp cc a ch chng trnh con
thnh mt bng trong b nh gi l bng nhy. Lc mi chng trnh con s c gi
theo s th t ca n trong bng nhy.
Lnh JMP :
- Dng lnh : JMP shortlabel JMP mem16
JMP nearlabel JMP mem32
JMP farlabel JMP reg16
- Nhy khng iu kin. Lnh nhy khng iu kin thc hin ging nh lnh gi nhng
khng c bc lu li a ch tr v.
- Lnh nhy n nhn ngn shortlabel l lnh nhy tng i. Ni n phi nm trongphm vi t -128 n +127 so vi v tr ca lnh nhy. Ton hng ngun trong lnh ch l
byte di cng thm vo thanh ghi IP. Byte di ny c m rng du trc khi
cng vo thanh ghi IP.
Lnh RET :
- Dng lnh : RET RETF
RET immed8 RETF immed8
- Tr v t chng trnh con. Lnh tr v l lnh dng kt thc mt chng trnh con.
- Lnh RET kt thc mt chng trnh con gn.
- Lnh RETF kt thc mt chng trnh con xa.
24
8/2/2019 Tai Lieu Core 2 Duo
25/41
- Dng lnh tr v c ton hng immed8 dng cho cc chng trnh con c s dng thng
s trong chng. Khi , ton hng ngun immed8 s c cng vo thanh ghi SP chnh
li v tr nh chng sau khi gi chng trnh con, trnh tht thot b nh dng cho chng.
Lnh nhy c iu kin :
- Dng lnh : Jcond shortlabel
- Gii thch : Nu tha iu kin th nhy tng i
IP a ch lnh k + di (m rng du 16 bit)
ngc li khng lm g c (qua lnh k).
- Lnh nhy c iu kin dng trng thi cc c lm iu kin.
Lnh LOOP :
f. Lnh JCXZ :
- Dng lnh : JCXZ shortlabel
- Gii thch : Nu CX = 0 th
IP a ch lnh k + d di (m rng du 16 bit)
- Nhy nu CX=0. Thng dng sau LOOPE, LOOPNE, REPE, REPNE xc nh
nguyn nhn kt thc vng lp.
Lnh INT :
- Dng lnh : INT immed8
INT 3
- Ngt qung mm. Thc cht ca lnh ngt qung l gi n mt chng trnh con c
bit gi l chng trnh phc v ngt qung.
- Cch thc hin lnh ngt qung chnh l cch gi xa gin tip qua b nh 32 bit.
- S ngt 1 byte immed8 cung cp trong lnh chnh l s th t ca chng trnh con phc
v ngt qung. Nh vy nn mc d lnh ngt qung l lnh gi xa nhng li rt ngn.
- Bng nhy trong trng hp ny c gi l bng vector ngt qung. V tr ca vector
ngt qung c xc nh bng cch ly s ngt nhn 4. Kt qu ny c th xem l a ch
vt l cng c hoc l a ch offset ly theo segment 0000 cng c.
25
8/2/2019 Tai Lieu Core 2 Duo
26/41
- im khc bit gia lnh ngt qung v lnh gi xa l thao tc ct thanh ghi trng thi
(c) vo chng PUSHF. Chnh v th nn chng trnh con phc v ngt qung phi c
kt thc bng mt lnh tr v khc l IRET.
- Cc chng trnh con phc v ngt qung thng c dng cho cc chng trnh h
thng (h iu hnh, chng trnh giao tip vi cc thit b, cc chng trnh con s dng
thng xuyn, ...) hn l dng cho chng trnh ca ngi s dng.
- S ngt cng theo qui c ca h thng nh sau :
00h 07h : ngt h thng.
08h 0Fh, 70h 77h : ngt cng.
Cn li : ngt mm.
- Mt s ngt thng dng :
INT 10h : mn hnh.INT 13h : a.
INT 14h : thng tin lin lc.
INT 16h : bn phm.
INT 17h : my in
INT 21h : cc phc v ca MS-DOS.
INT 20h : kt thc chng trnh, tr v DOS.
- Mi chng trnh con phc v ngt qung c th thc hin nhiu chc nng bn trong
ngha l cc phc v c chia nh ra na. V d ngt phc v mn hnh c chc nng
chn ch mn hnh, chc nng nh v im nhy (cursor), chc nng xut k t ra
mn hnh, chc nng ha, . . .
- Thng s ca chng trnh phc v ngt qung thng c truyn thng qua cc thanh
ghi u vo (input) v kt qu thi hnh chng trnh con s gi trong cc thanh ghi u ra
(output).
Lnh INTO :
- Dng lnh : INTO
- Gii thch : PUSHF
PUSH CS
26
8/2/2019 Tai Lieu Core 2 Duo
27/41
PUSH IP
- Ngt qung nu trn (OF = 1).
Lnh IRET :
- Dng lnh : IRET
- Gii thch : POP IP
POP CS
POPF
- Tr v t chng trnh phc v ngt qung.
iu khin b x l :
* Lnh CLC :
- Dng lnh : CLC
- Gii thch : CF 0
- Xa c nh v 0.
* Lnh STC :
- Dng lnh : STC
- Gii thch : CF 1- Lp c nh ln 1.
* Lnh CMC :
- Dng lnh : CMC
- Gii thch : CF b 1 ca CF
- Ly b c nh.
* Lnh NOP :
- Dng lnh : NOP
- Gii thch : khng lm g c
- Khng lm g c. Dng to ra cc khong lm tr ngn.
27
8/2/2019 Tai Lieu Core 2 Duo
28/41
* Lnh CLD :
- Dng lnh : CLD
- Gii thch : DF 0
- Xa c nh hng v 0. X l tng a ch trong cc lnh x l chui.
* Lnh STD :
- Dng lnh : STD
- Gii thch : DF 1
- Lp c nh hng ln 1. X l gim a ch trong cc lnh x l chui.
* Lnh CLI :
- Dng lnh : CLI- Gii thch : IF 0
- Xa c ngt qung v 0. Cm ngt qung cng.
* Lnh STI :
- Dng lnh : STI
- Gii thch : IF 1
- Lp c ngt qung ln 1. Cho php ngt qung cng.
* Lnh HLT :
- Dng lnh : HLT
- Gii thch : CPU vo trng thi dng.
- Dng CPU, ch mt ngt qung cng xy ra (INTR hay NMI).
* Lnh WAIT :
- Dng lnh : WAIT
- Gii thch : CPU vo trng thi i.
- CPU vo trng thi i cho n khi ng TEST tc ng.
* Tip u lnh LOCK :
28
8/2/2019 Tai Lieu Core 2 Duo
29/41
- Dng lnh : LOCK lnh
- Gii thch : Kha cc tuyn trong khi thi hnh lnh theo sau.
- Kha cc tuyn khi thi hnh lnh theo sau. Khng cho php cc vi x l khc yu tuyn
(chng hn DMA).
* Lnh ESC :
- Dng lnh : ESC immed,reg
ESC immed,mem
- Gii thch : a lnh ra tuyn d liu.
- Pht ra mt lnh cho vi mch ng x l 8087.
III.Cc c im cng ngh mi
Mt s tnh nng mi:
Cng ngh x l lnh kiu mi - Intel Wide Dynamic Excution:
29
8/2/2019 Tai Lieu Core 2 Duo
30/41
Bng cch thm vo mt khi gii m lnh (decoder) v khi thc thi lnh (excution) vo
mi core, cng ngh Wide Dynamic Excution cho php Core Microarchitecture hon tt 4
lnh cng lc trong 1 chu k ng h (nhanh hn bt k dng CPU hin ti no ca Intelv AMD vn ch c kh nng x l ti a 3 lnh trong 1 chu k ng h).
Tnh nng macrofusion gip tng tc hot ng bng cch kt hp 2 lnh vo lm 1
trong qu trnh gii m, nh chip c th x l gii m 2 lnh cng lc
30
8/2/2019 Tai Lieu Core 2 Duo
31/41
Hnh trn cho thy 2 lnh jne targ v cmp eax, [mem2] c ghp li thnh mt
microinstruction l cmpjne eax, [mem2], targ.
Cng ngh tng cng kh nng x l media - Intel Advanced Digital Media Boost:
31
8/2/2019 Tai Lieu Core 2 Duo
32/41
Cc software hin ti nh image, video, audio editing, data encryption, ... dng rt nhiu
cc khi lnh SSE h tr cc php ton 128 bit. Cc CPU i trc ca Intel vi b nh
64bit cho mi chu trnh nn thc hin mt khi lnh SSE phi cn n 2 chu trnh (mtkhi lnh SSE 128 bit). Kin trc mi Core Microarchitecture c kh nng x l SSE 128
bit ch trong mt chu trnh. Vic ny s gip tng tc cc ng dng dng nhiu khi lnh
SSE.
B nh m thng minh - Intel Advanced Smart Cache:
32
8/2/2019 Tai Lieu Core 2 Duo
33/41
Khng nh cc CPU dual core dng Pentium D 800, 900 c cache L2 ring cho tng
core, CPU da trn Core Microarchitecture s c Cache L2 chia s cho c 2 core, cho php
iu chnh t ng dung lng cache L2 cho tng core ty vo tn sut truy xut Cache L2
ca tng core. c bit, nu c 2 core cng lm vic mt cch ng b trn cng mt d
liu th d liu ny s c lu mt ln ti mt ni trn Cache L2. Thit k ny em li
hiu qu cao hn so vi thit k dnh ring cho mi core mt cache L2 ring.
Mt im mnh khc khi chia s b nh Cache L2 l gim ti cho b nh v bus h
thng. Gi s ti mt thi im no , c 2 core u lm vic trn cng mt data. Vi
thit k dual core c cache L2 ring cho tng core th sau 1 qu trnh truy xut s c 2 bn
sao ca data ny trn cache L2 ca tng core. Trc khi mi core truy xut bn sao ca
data trn Cache L2 ca mnh, n phi m bo l bn sao mi nht ca data ti thiim (v c th data c cp nht bi core cn li), do s c mt qu trnh
update bn sao ny din ra v qu trnh ny phi thng qua b nh v bus h thng. Vi
thit k Cache L2 chia s th khng cn phi update v data c lu mt ln ti mt ni
trn Cache L2 chia s gia 2 core. Khi mt core truy xut data trn Cache L2 chia s th
33
8/2/2019 Tai Lieu Core 2 Duo
34/41
data l mi nht ti thi im .
Cng ngh np d liu thng minh - Intel Smart Memory Access:
Cng ngh Smart Memory Access ci tin vic np trc d liu. Kin trc Core
Microarchitecture c 6 n v np trc d liu, 2 n v cho vic np trc d liu t b
nh vo Cache L2 chia s, 2 n v cho vic np trc d liu vo Cache L1 ca mi core.
Cc n v ny hot ng c lp v theo di cc hot ng truy xut b nh ca cc khi
lnh, c gng np trc d liu vo cache thm ch trc khi c yu cu truy xut tng
ng v d liu c truy xut trc tip t cache (L1, L2) d nhin s nhanh hn so vi t
b nh.
Smart Memory Access cng bao gm cng ngh kt hp b nh - memory disambiguation,
gip nng cao hiu qu ca vic truy xut b nh. Trong a s trng hp, cc lnh truy
xut b nh c thc thi theo th t nh khi cc lnh c a vo hng i. Tuy nhin
34
8/2/2019 Tai Lieu Core 2 Duo
35/41
trong s cc lnh truy xut b nh c nhng lnh hon ton c lp vi nhau v cng
ngh memory disambiguation s pht hin cc lnh nh vy v sp xp li th t thc thi
ca cc lnh ny sao cho ti u, qua nng cao hiu qu truy xut b nh.
Qun l in nng thng minh - Intel Intelligent Power Capability:
35
8/2/2019 Tai Lieu Core 2 Duo
36/41
Mc tiu ra i cu trc Core ca Intel ch yu cnh tranh vi K8 ca AMD (c xem
l b x l vi gii php tin b nht vo thi im ). Chng ta hy cng xem xt k
trn phng din l thuyt gia b x l vi cu trc Core mi ca Intel v nn ca AMD
K8:
Da vo bng so snh trn ta c th thy rng cc b x l vi vi cu trc Core c cu trc
rng hn cho php x l nhiu lnh trong 1 chu trnh hn l cc CPU vi vi cu trc K8.
Mc d cc n v thi hnh lnh ca hai cu trc x l ny c th gii quyt c c 3 lnh
x86 v x87 trong mt chu trnh ng h, nhng vi cu trc Core chng t c th
mnh ca mnh vi vic b sung s lng thc thi cc lnh SSE. Trong khi cc b x l
ca K8 ch c th thc hin cc lnh 128bit trong mt chu trnh ng h, Core c th thi
hnh c gp 3 ln s lnh nh vy.
Ngoi ra, vi cu trc Core cn chng t thm mt im mnh khc: l h thng gii m
cao cp hn. Cng vi 4b gii m, cng ngh marcofusion cho php gii m ln n 5
lnh trong mt chu trnh ng h (trong trng hp l tng). B x l K8 ch c th gii
m 3 lnh ng thi. Tt c iu ny cho thy rng b gii m ca CPU trn nn vi cu
36
8/2/2019 Tai Lieu Core 2 Duo
37/41
trc Core s c kh nng load cc n v thi hnh lnh ca b x l tt hn bng cch thc
hin 4 lnh trn mt chu trnh trong nhng iu kin tt nht. Trong trng hp ny tc
thc thi lnh tng th s nhanh hn b x l K8 AMD n 33%.
im mnh ca b vi cu trc ny th hin r nht trong h thng b nh m d liu.
Mc d b nh m L1 ca b x l Core l nh hn, nhng n li c tnh lin kt cao
hn. Cn v b nh m L2, n khng nhng ln hn m cn c bandwidth (bng thng)
rng hn. Hn na, cu trc chia s ca b nh m L2 rt c li cho vic x l a lung
(multi-threaded)
Mt yu t quan trng na ca thut ton np trc d liu (data prefetch) ca cc b x l
trn nn Core mi ny l cng ngh tch nhnh b nh c nht m cc i th cnh tranh
cha c vo thi im .
Bn cnh nhng cng ngh trn, cc cng ngh khc nh nng cao kh nng bo mt, cngngh o ha v kh nng tnh ton 64-bit gip cho Intel CoreTM 2 Duo tr thnh b x
l mi n tng nht cho mt th gii ngy cng i hi cht lng cao cng nh kh
nng tnh ton, di ng.
Trn cng MainBoard dng chipset Intel 975X Express (chipset P965 Express cng h tr
Core 2 Duo), nhm th nghim chy ln lt CPU Core 2 Extreme X6800 2,93GHz v
Core 2 Duo E6700 2,67GHz; sau , so snh vi h thng c cu hnh tng t chy nn
AM2 dng RAM DDR2 vi BXL "nh" FX-62 ca AMD.
C hai cu hnh ca Intel u qua mt AMD trong mi ng dng ca WorldBench 5 cng
nh trn mi game . Ci tin r nht l th nghim vi nhiu tc dng, chy cng lc 2 ng
dng: duyt web vi Mozilla v m ha tp tin vi Windows Media Encoder. Bn cnh ,
cc th nghim vi Photoshop v mt s ng dng ha cng chy kh thuyt phc.
H thng t lp chy Core 2 Extreme X6800 ghi c 160 im PC WorldBench 5, tng
17% so vi h thng AMD chy Athlon 64 FX-62 2,8GHz ghi c 137 im. V h
thng chy VXL E6700 r tin hn cng t n 153 im, vn cao hn 12% so vi im
s ca FX-62, v cao hn 8% so vi h thng Xi Mtower 64 AGL-SLI nn Intel l h
thng nhanh nht m PC World M tng th nghim trc y.
Bn cnh nhng h thng t lp, ta cng so snh vi b Dell XPS 410 gi 2350 USD (tnh
c mn hnh LCD 20), dng CPU E6600 2,4GHz c RAM 2GB, card ha NVIDIA
GeForce 7900GS v 2 cng SATA RAID 0 c tng dung lng 320GB. H thng ny
37
8/2/2019 Tai Lieu Core 2 Duo
38/41
ghi c 138 im WorldBench, bng im ca h thng AMD pha trn.
Nhng ngay c nhng im s cao "ngt tri" nh trn vn cha b kp vi h thng ABS.
ABS Ultimate X9 chy tn nhit nc, c 2GB RAM, 2 card Radeon X1900 CrossFire,
mt cp cng Western Digital cu hnh RAID SATA 150GB v BXL Core 2 Extreme
X6800 p xung t 2,93GHz ln 3,5GHz, v t 181 im WorldBench. H thng ny
khng ph hp vi ngi dng ph thng nhng im s ca n vt kh xa so vi cc h
thng khc v cng cho thy vi kin trc Core ca Intel cn nhiu ha hn.
T lc bt u, vi kin trc Core ca Intel tp trung vo a nhn CPU, tc cao v tiu
th t in nng. S dng cc bi hc t vic xy dng thnh cng CPU di ng Pentium
M, u tin, Intel ci tin dng di ng v a ra CPU Core Duo. Sau , hng tng
lc kh nhiu nhng gim c in nng tiu th cho CPU my tnh bn. V d, khiPC ch chy vi ng dng n gin hoc trng thi ngh, Core 2 Duo c th chy chm
li hoc ngng lun nhng phn khng cn thit.
Core 2 Duo c nhiu u th v tc so vi Pentium l nh kin trc mi c chm thm
mt hng thc thi mi trn mi nhn CPU.
B m cache L2 n 4MB bo m cung cp d liu BXL lun lm vic mc ti a
v Intel cng n lc tinh chnh cc thut ton np trc (prefetching), u tin ti a cho
d liu thch hp trc khi BXL cn n.
Trong khi hu ht cc BXL 2 nhn c nh dung lng b m cho mi nhn th Core 2
Duo cho php chia s cho ton b 4MB b nh cache. V BXL c th phn phi b nh
cache ny gia cc nhn theo nhu cu. Nu mt nhn phi lm vic "nng" trong mt tc
v phc tp th n c th dng hu ht 4MB ca cache L2 trong khi nhn kia ch chy mt
tc v n gin hn, cn t b m hn.
Kt Lun
Nh vy, Ln u tin trong sut nhng nm va qua, BXL Core 2 Duo r rng mang
li cho Intel li th v tc v hiu nng so vi AMD.
Vic Intel gii thiu th h Core 2 mi hm nng v to nn cuc lt ngan
mc trc i th AMD. Nu nh trc y Intel tch hp hai nhn vi x l n nhn
trc y vo mt chip vi s c lp kh r v b m x l, tch bit qu trnh thc thi
38
8/2/2019 Tai Lieu Core 2 Duo
39/41
vi lnh cha ti u ha c tan b h thng. Do trn Core 2 Duo, th h th 2 ca
kin trc Core vi 2 li tch hp c tn gi Conroe, Intel s dng chung Cache L2 cho c 2
li cng mt s cng ngh khc na. Core 2 Duo mang li cho bn hiu nng( tng 40%)
v tit kim nng lng(gim 40%). Vi th h CPU mi ny, Intel khng nh v tr
tuyt i ca mnh trn ng ua tc , hiu nng x l ca mnh trc cc i th
khc. Cc ci tin, cng ngh mi trn dng th h X2 ngai thay i v phn cng cu
trc : cng ngh ch to, mt Transistor, kch thc Chip m cn bao gm bao gm cc
tnh nng m rng ch yu sau:
- Wide Dynamic Execution: Thc thi ng, s kt hp ca nhiu k thut c Intel
xy dng trong h vi kin trc P6( Pentium Pro, II, III) v ngy cng c han thin hn
vi kh nng tin an v gii thut mnh hn. Vi kin trc Core mi, hng lnh thc thi
c thit k di hn vi 14 hng, gip cc lnh tin on c chnh xc hn v nhanhhn vi 4 hng lnh thc thi cng lc tit kim thi gian cho vic thc thi ny ng ngha
vi vic x l thng tin nhanh hn.
-Intelligent Power Capability(IPC): Gim lng in nng tiu th l tng hiu
qu h thng, IPC chnh l gii php cho vn in nng ca Core 2 Duo. Vi cng ngh
hin ti, Intel thit k c ch tt m cng lun l theo yu cu. Nh vy, vi kin trc Core
c kh nng tt mt h thng con trong b vi x l khi khng cn dng n tit kim
in nng; nhng vn m bo kch hot ngay khi cn khng nh hng n tc
chung ca b vi x l. Bn cnh, cc tuyn bus v vng d liu cng c thit k tch
bit c th vn m bo truyn ti d liu mc in p thp trong mt s trng thi t
gip Core 2 Duo tit kim in nng han ho nht.
-Advanced Smart Cache: Intel thit k trong vi kin trc Core mt b m L2 dng
chung cho c hai nhn vi x l nng cao hiu nng, tng phn hiu qu truy xut d
liu.Vi cng ngh ny, Intel cho php phn chia ng dung lng vng m theo nhu cu
tng nhn. Khi nhn th nht khng cn dng n b m th ton b vng m L2 dng
chung c th c chia ht cho nhn th hai; v ngc li. iu ny gip tng hiu qu s
dng b m, trnh c trng hp thiu b m, tn dng hiu qu tc p ng cao
ca m L2.
* u im:
Kh nng ta nhit thp.
39
8/2/2019 Tai Lieu Core 2 Duo
40/41
Hiu nng cao th hin qua vic benchmark bng 1 s chng trnh thng dng.
Nhiu cng ngh mi i km bao gm 1 tnh nng rt ng gi l Intel Virtualization
Technology(cho php nhiu h iu hnh cng khai thc 1 nn tng phn cng duy nht
cng lc) .
Bi ton hiu nng gi tin c gii quyt 1 cch tt nht.
* Khuyt im:
Mun hiu nng cao cn phi c cc thit b khc cng cho kh nng hiu nng cao tng
t ( trng hp ny l Mainboard v Ram).
1 s mainboard cn phi c update BIOS c th hot ng tt vi CPU.
Cc kt qu cho thy Core 2 Duo l 1 la chn l tng thay th cc vxl c . hu
ht cc th nghim th core 2 duo lun nhanh hn. Core 2 duo c xung nhp cao hn trong
hu ht cc th nghim , iu ny cho thy sc mnh ca Core hn hn so vi cc vi x ltrc n .
C th ni Core 2 Dual to bc ngot ca ngnh ch to b vi x l
IX.Ti liu tham kho
1.Gio trnh k thut vi x l Phm Hong Duy.2. gio trnh k thut vi x l ts.H Khnh Lm
3 http://www.behardware.com/art/imprimer/623/
4.http://www.anandtech.com/show/2051/10
5.http://www.bluesun007.com/blog/2010/10/phan-bi%E1%BB%87t-core-duo-core-
2-duo-va-core-solo/
6.http://www.quantrimang.com.vn/phancung/hardware/44226_Cac-mo-hinh-Core-
2-Duo.aspx
7.http://www.tinhte.vn/dien-tu-tieu-dung-293/bo-xu-ly-nvidia-tegra-2-co-gi-hay-
546723/.
8.http://www.echip.com.vn/echiproot/html/2006/44tc/bovixuly.html
9.http://www.go.vn/news/604-2895/ict/intel-core-2-duo-tim-hieu-cong-nghe-
cpu.htm
40
http://www.behardware.com/art/imprimer/623/http://www.anandtech.com/show/2051/10http://www.bluesun007.com/blog/2010/10/phan-bi%E1%BB%87t-core-duo-core-2-duo-va-core-solo/http://www.bluesun007.com/blog/2010/10/phan-bi%E1%BB%87t-core-duo-core-2-duo-va-core-solo/http://www.quantrimang.com.vn/phancung/hardware/44226_Cac-mo-hinh-Core-2-Duo.aspxhttp://www.quantrimang.com.vn/phancung/hardware/44226_Cac-mo-hinh-Core-2-Duo.aspxhttp://www.tinhte.vn/dien-tu-tieu-dung-293/bo-xu-ly-nvidia-tegra-2-co-gi-hay-546723/http://www.tinhte.vn/dien-tu-tieu-dung-293/bo-xu-ly-nvidia-tegra-2-co-gi-hay-546723/http://www.echip.com.vn/echiproot/html/2006/44tc/bovixuly.htmlhttp://www.go.vn/news/604-2895/ict/intel-core-2-duo-tim-hieu-cong-nghe-cpu.htmhttp://www.go.vn/news/604-2895/ict/intel-core-2-duo-tim-hieu-cong-nghe-cpu.htmhttp://www.behardware.com/art/imprimer/623/http://www.anandtech.com/show/2051/10http://www.bluesun007.com/blog/2010/10/phan-bi%E1%BB%87t-core-duo-core-2-duo-va-core-solo/http://www.bluesun007.com/blog/2010/10/phan-bi%E1%BB%87t-core-duo-core-2-duo-va-core-solo/http://www.quantrimang.com.vn/phancung/hardware/44226_Cac-mo-hinh-Core-2-Duo.aspxhttp://www.quantrimang.com.vn/phancung/hardware/44226_Cac-mo-hinh-Core-2-Duo.aspxhttp://www.tinhte.vn/dien-tu-tieu-dung-293/bo-xu-ly-nvidia-tegra-2-co-gi-hay-546723/http://www.tinhte.vn/dien-tu-tieu-dung-293/bo-xu-ly-nvidia-tegra-2-co-gi-hay-546723/http://www.echip.com.vn/echiproot/html/2006/44tc/bovixuly.htmlhttp://www.go.vn/news/604-2895/ict/intel-core-2-duo-tim-hieu-cong-nghe-cpu.htmhttp://www.go.vn/news/604-2895/ict/intel-core-2-duo-tim-hieu-cong-nghe-cpu.htm8/2/2019 Tai Lieu Core 2 Duo
41/41
10.http://forum.hocit.com/ben-trong-kien-truc-core-cua-intel-phan-cuoi-33792.html
11.http://www.hardwaresecrets.com/printpage/Core-2-Duo-E7200-CPU-
Review/564
12.http://m.zdnet.com.au/inside-intel-s-core-architecture-139265270.htm
http://forum.hocit.com/ben-trong-kien-truc-core-cua-intel-phan-cuoi-33792.htmlhttp://www.hardwaresecrets.com/printpage/Core-2-Duo-E7200-CPU-Review/564http://www.hardwaresecrets.com/printpage/Core-2-Duo-E7200-CPU-Review/564http://forum.hocit.com/ben-trong-kien-truc-core-cua-intel-phan-cuoi-33792.htmlhttp://www.hardwaresecrets.com/printpage/Core-2-Duo-E7200-CPU-Review/564http://www.hardwaresecrets.com/printpage/Core-2-Duo-E7200-CPU-Review/564