Post on 05-Jul-2018
8/16/2019 dsp blocks interfacing
1/30
INTERFACING WITH
DSP BLOCKS
)
8/16/2019 dsp blocks interfacing
2/30
A digital signal processor (DSP) is a specialized
microprocessor , with its architecture optimized for the
operational needs of digital signal processing.For
performing computations DSP processor needs to be
interfaced with various components such as AD, DA,
etc.
!hese modules need to be interfaced with the DSP bloc" to
wor" as a single entit#.
INTRODUCTION
8/16/2019 dsp blocks interfacing
3/30
A general DSP bloc" consist of $
A multiplier
An adder%Subtractor%Accumulator bloc".
A F&AS' memor#.A SDA
D*P Switches
8/16/2019 dsp blocks interfacing
4/30
8/16/2019 dsp blocks interfacing
5/30
+&- D*AA F !S/01234/ DS-
8/16/2019 dsp blocks interfacing
6/30
A !e5as *nstruments !S/01234/ DSP operates at
006 'z .
*t has 42 b#tes of s#nchronous DA and 640-b#tes of non7volatile Flash memor# .
8 user accessible &9Ds and D*P switches
Software board configuration through registers
implemented in P&D
KEY FEATURES OF TMS320C!"3 DSP
PROCESSOR
8/16/2019 dsp blocks interfacing
7/30
Standard e5pansion connectors for daughter card use
:!A emulation through on7board :!A emulator
with ;S+ host interface or e5ternal emulator
Single voltage power suppl# (
8/16/2019 dsp blocks interfacing
8/30
!he DSP on the 234/ DS- interfaces to on7board
peripherals through a /07bit wide 9*F (95ternal
emor# *nterface).
!he SDA, Flash and P&D are all connected to the
bus.
9*F signals are also connected daughter card
e5pansion connectors
F#nctional O$er$ie% o& t'e
TMS320C!"3 DSK
8/16/2019 dsp blocks interfacing
9/30
P&D(Programmable &ogic)$
*t is used to implement functionalit# specific to DS-.
*t acts as a >glue> logic that ties the board components
together. !he P&D implements simple random logic functions
that eliminate the need for additional discrete devices.
*t acts as a main controller which controls all thecomponent of DSP and provides necessar# signalling to
them.
DSP TMS320C!"3 DSK
COMPO(E(TS
8/16/2019 dsp blocks interfacing
10/30
odec samples analog signal on the microphone or lineinput and converts them into digital data so it can be
processed b# DSP.
!he codec communicates using two serial channels,
one to control the codec?s internal configurationregisters and one to send and receive digital audio
samples.
!he codec has a 40'z s#stem cloc".
A)C23 codec
8/16/2019 dsp blocks interfacing
11/30
8/16/2019 dsp blocks interfacing
12/30
F&AS' 9@
Flash memor# is an electronic (solid7state) non7volatile
computer storage medium that can be electricall#
erased and reprogrammed
Flash can be erased in large bloc"s commonl# referred
to as sectors or pages. nce a bloc" has been erased
each word can be programmed once through a special
command seuence.
8/16/2019 dsp blocks interfacing
13/30
Memory Map, C67!DSK
8/16/2019 dsp blocks interfacing
14/30
D*P SB*!'9S !he DS- includes 8 software accessible &9Ds (D37
D41) and D*P switches (SB4).
*t provide the user a simple form of input%output. +oth
are accessed through the P&D ;S9C9 register.
8/16/2019 dsp blocks interfacing
15/30
!here are certain *% devices which handle transfer of
one bit at a time. Such devices are referred to as serial
*% devices or peripherals.
ommunication with serial peripherals can be
s#nchronous, with processor cloc" as reference or it
can be as#nchronous.
CODEC INTERFACING WITHDSP
8/16/2019 dsp blocks interfacing
16/30
D9, a coder7decoder is an e5ample for s#nchronous
serial *%. *t has Analog input7output, AD and DA.
A coded is a device or computer program for encoding or
decoding a digital data stream or signal.
!he signals in SS* generated b# the DSP are$
D$ Data !ransmit to D9.
D$ Data eceive from D9.
&-$ !ransmit data with this cloc" reference.
8/16/2019 dsp blocks interfacing
17/30
&-$ eceive data with this cloc" reference.
FS$ Frame s#nc signal for transmit.
FS$ Frame s#nc signal for receive, First bit, during
transmission or reception, is in s#nc with these signals.D@$ indicator for receiving all bits of data.
D@$ indicator for transmitting all bits of data.
8/16/2019 dsp blocks interfacing
18/30
n the D9 side, signals are$
FSE$ Frame s#nc signal.
D*$ Data eceive from DSP.
D;!$ Data !ransmit to DSP.
S&-$ !5 % 5 data with this cloc" reference.
8/16/2019 dsp blocks interfacing
19/30
SS* between DSP and D9
8/16/2019 dsp blocks interfacing
20/30
!he receiving or transmit activit# is initiated at the
rising edge of cloc", &-% &-. eception %!ransfer starts after FS % FS remains high for one
cloc" c#cle.
D@ % D@ is initiall# high, goes &B to '*'
after the completion of data transfer.
9ach transfer of bit reuires one cloc" c#cle.
8/16/2019 dsp blocks interfacing
21/30
Receive Timing for SSI
8/16/2019 dsp blocks interfacing
22/30
Transmit Timing for SSI
8/16/2019 dsp blocks interfacing
23/30
CODEC PCM3002
Block diagram for CODECPCM3!
8/16/2019 dsp blocks interfacing
24/30
Analog front end samples signal at 28 over sampling
rate.
AD is based on Delta7sigma modulator to convert
analog signal to digital form.
Decimation filter reduces the sampling rate and thus
processing does not need high speed devices.
DA is Delta7sigma modulator, converts digital signal
to analog signal.
8/16/2019 dsp blocks interfacing
25/30
&PF smoothens the analog reconstructed signal b#
removing high freuenc# components.
!he Serial *nterface monitors serial data transfer. *t
accepts built7in AD output and converts to serial data
and transmits the same on D;!. *t also accepts serial
data on D* G gives the same to DA.
!he serial interface wor"s in s#nchronization with
+&-* G &*.
8/16/2019 dsp blocks interfacing
26/30
!he ode ontrol initializes the serial data transfer. *t
sets all the desired modes, the number of bits and the
mode ontrol Signals, D, and &. D carries
ode Bord. is the mode loc" Signal, D to be loaded is sent
with reference to this cloc", & is the mode &oadSignal. *t defines start and end of latching bits into
D9 device.
8/16/2019 dsp blocks interfacing
27/30
8/16/2019 dsp blocks interfacing
28/30
P/110 D9 handles data size of 42 % 01 bits. *t has 285 over7sampling, delta sigma AD G DA.
*t has two channels, called left and right. !he D9
is programmable for digital de7emphasis, digital
attenuation, soft mute, digital loop bac", power7down
mode.
S#stem cloc", S@S&- of D9 can be 062fs,
/H8fs or 640fs. *nternal cloc" is alwa#s 062fs for
converters, digital filters.
Speci&ication o& CODEC PCM 3002
8/16/2019 dsp blocks interfacing
29/30
D*, D;! are the single line data lines to carr# the
data into the D9 and from D9.
&* is frame s#nc signal for &eft and ight
hannels.
8/16/2019 dsp blocks interfacing
30/30
THANK "OU