description
An advanced electronic packaging project utilizing a 3D silicon substrate. The substrate itself was made from a 5" static memory wafer. Onto this Application Specific Integrated Circuits (ASICs) were then placed using wire bonding. The assembly was then housed in a custom ceramic package and tested as a Multi-Chip Module (MCM). The project produced a x3 improvement in packaging density.