Using Spice in Lab Practicing for Analog ASIC Design Goran Jovanović, Faculty of Electronic Engineering University of Niš Serbia and Montenegro.
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology
