Xilinx and Nexys2 Tutorial Kartik Mohanram Dept. of Electrical and Computer Engineering Rice University, Houston, TX.
Digital System Design Verilog ® HDL Modules and Ports Maziar Goudarzi.
Timing control in verilog Module 3.1 Delays in Verilog.
Rakshk Vlsi Cad