Mosfet Operation
Opamp Tutorial
Dual-Threshold Voltage Design of Sub-threshold Circuits Jia Yao Dept. of ECE, Auburn University Doctoral Final Examination Dissertation Committee: Dr.
Leakage-Biased Domino Circuits for Dynamic Fine- Grain Leakage Reduction Seongmoo Heo and Krste Asanović Massachusetts Institute of Technology Lab for.
Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University Auburn, AL 36830, USA Dual-Threshold Design of Sub-Threshold.
Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines Seongmoo Heo, Kenneth Barr, Mark Hampton, and Krste Asanović Computer Architecture Group,
Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering
Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines
Dual-Threshold Voltage Design of Sub-threshold Circuits
