Memory structure and addressing .
Topics to be covered : How to model memory in Verilog RAM modeling Register Bank.
How do you model a RAM in Verilog. Basic Memory Model.
