Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs + Also Affiliated with NSF Center for High- Performance.
HTR: On-Chip Hardware Task Relocation for Partially Reconfigurable FPGAs
