Introduction Chip designers face a bewildering array of choices –What is the best circuit topology for a function? –How many stages of logic give least.
EEC 118 Lecture #7: Designing with Logical Effort
Introduction
MICROELETTRONICA
