Design of Variable Input Delay Gates for Low Dynamic Power Circuits Tezaswi Raja, Transmeta Corp., Santa Clara, CA Vishwani D. Agrawal, Dept. of ECE, Auburn.
