Design and Implementation of a Cache Hierarchy-Aware Task Scheduling for Parallel Loops on Multicore Architectures
Presented by- Mohammad Ashfaq(13IS13F) Pavan Kumar Reddy K(13IS16F) M.Tech 1 st Year(IS) AUTHORS Henry Cook [email protected] Miquel Moreto [email protected].
