Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Design and minimization of reversible programmable logic arrays and its realization using pass transistors
