Multiprocessor Simulators LV
Questioning the status quo
Concurrency on the JVM
Cache Coherence. Memory Consistency in SMPs Suppose CPU-1 updates A to 200. write-back: memory and cache-2 have stale values write-through: cache-2 has.
IBM Research: Software Technology © 2006 IBM Corporation 1 Programming Language X10 Christoph von Praun IBM Research HPC WPL Sandia National Labs December.
Lindenberg, Neerincx Pemberton, Van Dijk CHI20001 Usability Techniques for Web-based Services Diversity and Technology.
Cache Coherence “Can we do a better job of supporting cache coherence?” Ross Daly Chan Kim.
Hsa10 whitepaper
Opencl 1.2 Specification
Parallel programming model, language and compiler in ACA.
id.p
MongoDB World 2015 - A Technical Introduction to WiredTiger
