EE 587 SoC Design & Test
ECE-777 System Level Design and Automation 3D integration. Reconfigurability and testing.
2013 DAC Designer/User Track Presentation Inductor Design for Global Resonant Clock Distribution in a 28-nm CMOS Processor Visvesh Sathe 3, Padelis Papadopoulos.
High Speed Circuits & Systems Laboratory Joungwook Moon 2011. 6.13
A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion
