Faster Timing Closure with Cadence Allegro TimingVision Environment
A Diagonal-Interconnect Architecture and Its Application to RISC Core Design Mutsunori Igarashi, Takashi Mitsuhashi, Andy Le, Shardul Kazi, Yang-Trung.