E322
Lab 1
asic design
VHDL Modeling and Design Flow
Vlsi design
Introduction to Logic Synthesis Using Verilog HDL
Pspice Workshop
Orcad Tutorial (1024x786)
abel
xst
Vlsi Manual
Spectrum Integrity Overview 2013
