1 The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays Lei ZHU MENG. Electrical and Computer Engineering Department University of Alberta.
