CMOS Design With Delay Constraints: Design for Performance The propagation delay equations on chart 4-5 can be rearranged to solve for W/L, as shown below,
