Diseño ASIC BOUNDARY SCAN. Diseño ASIC BOUNDARY SCAN IEEE 1149.1 JTAG Boundary Scan Standard Motivation Bed-of-nails tester System view of boundary scan.
PhD Dissertation
"A designer's guide to asynchronous vlsi" by Peter a. beerel, recep o. ozdag, marcos ferretti
Theory of Power Saving
Mini-SRAM Test Structures: Distributed SRAM Yield Micro Probes for Monitoring 3D Integrated Chips JB Kuang and Keith Jenkins IBM Research June 2013.
Marvin Tom University of British Columbia Department of Electrical and Computer Engineering
JB Kuang and Keith Jenkins IBM Research June 2013
Lecture 28 IEEE 1149.1 JTAG Boundary Scan Standard
