Cadence ICFB Design Tutorial
Cambridge, Massachusetts Low-Power Statistical Computing with Analog Logic Ben Vigoda Advanced Technology Office (ATO) (BAA 04-09)
Manual
IJIRIS:: AREA EFFICIENT ENCODING TECHNIQUE FOR REDUCING POWER IN DSRC
CadCence_manual.pdf DFT FUCTIONAL VERIFICATION
MOS IV characteristics in Cadence Virtuoso
Conformal Lec Training Basic Advance
