Verilog-A: An Introduction for Compact Modelers Geoffrey Coram MOS-AK/ESSDERC/ESSCIRC Workshop (Montreux 2006)
Lab 1: To generate layout for CMOS Inverter circuit and simulate it for verification.
