Report - Lecture 6 Sequential Circuits and Memory 6 Sequential Circuits and Memory . Outline 2 . SR Latch • Basic NOR latch 3 S (set) R (reset) Q Q S R 0 0 not allowed Q Q 1 0 t pd set reset

Please pass captcha verification before submit form