Report - A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Improved Effective Phase Resolution Chang-Kyung Seong 1), Seung-Woo Lee.

Select PornographicDefamatoryIllegal/UnlawfulSpamOther Terms Of Service ViolationFile a copyright complaint

Please pass captcha verification before submit form