8/12/2019 332 Project
1/27
EE 332 Design ProjectVariable Gain Audio Amplifier
TA: Pohan Yang
Students in the team: George Jenkins
Mohamed Logman
Dale Jackson
Ben Alsin
Instructors Comments:
Lab Grade:
8/12/2019 332 Project
2/27
Introduction
The goal of this project is was to design and construct an audio amplifier. The amplifier should be
capable of amplifying audio signals without audible distortion across a bandwidth of 20-20kHz. The gain
of the amplifier should be adjustable and the power output should be a minimum of .5W. Efficiency
should also be taken into consideration when designing the amplifier.
Architecture Design
Design specificationsFrequency range: 20Hz20kHz (-3dB)
Minimum input: 100mVpp
Minimum output power: 0.5W
Load Impedance: 8
Block Diagram
The following block diagram is representative of the overall design.
8/12/2019 332 Project
3/27
Discussion on the chosen architecture
1stStage - differential amplifier and feedback for gain adjustment
The chosen architecture for the first stage is that of a differential amplifier. In class lectures, we have
seen the importance of such a topology in circuit designs. The differential amplifier forms the basis for
an opamp. Differential amplifiers can be used in a multitude of ways and for the purpose of this project,
it will be used as a non-inverting amplifier. One particular thing about a differential amplifier is that we
can use negative feedback to adjust the voltage gain of the amplifier. By using a voltage divider network
of two resistors, we can change the amount of negativefeedback to the amplifier which in turn is
directly proportional to the gain. This can be achieved by simply changing the ratios of resistance
between the two resistors in the network. To demonstrate this, pspice simulation software was usedwith an opamp. Please see the following illustrations: Fig A& B
8/12/2019 332 Project
4/27
Figure AOpamp schematic in pspice representative of our differential stage
8/12/2019 332 Project
5/27
Figure B - one particular resistor ratio for gain: R3/R1 ratio = 5k/90 = Av 56
2ndStage
The follower (common collector)
Now that we have a voltage gain plan, we now need to keep that voltage up by increasing the current of
the signal from our differential amplifier stage. So this stage needs to function as a current buffer. The
emitter follower (or common collector) can help us achieve this. The efficiency is low for a follower
topology which is why we would not use this for our final stage. The efficiency of a follower cannot
exceed 25%. This is due to the fact that a follower wastes voltage and idle current. However, we will be
working with relatively small values of current here and therefore this is not a major concern.
8/12/2019 332 Project
6/27
Follower with active load illustration
3rdStage Class AB power amplifier
Our class AB amplifier is the final stage in this design. Class A designs have a conduction angle of 360
and have a limitedpeaksignal swing in comparison to that of Class B which has a 180 conduction angle.
Since Class B amplifiers only amplify half of the signal, Class B must be used in a complementary fashion
to amplify the entire signal. Consequently, each transistor will amplify one half of the entire signal, so
the work is divided in half for each. Class B has a maximum efficiency of 78.5% because it only wastes
voltage.
One thing about a class B topology is that there is a Vbe threshold voltage that must be exceeded before
the transistor begins to conduct (and is therefore turned on). Before this threshold is exceeded, there is
a dead zone where the transistor does not conduct. This leads to what is called crossover distortion. In
order to correct this problem we prematurely turn on the transistor pair, we put a parallel branch of
diodes on the bases of the transistor pair. We use one diode per transistor. The purpose of these diodes
is to give the necessary Vbe voltage to each transistor to put it at the edge of conduction.We want to
close the gap on the dead zone enough to minimize it, but at the same time we do not want to bias the
transistor pair to be constantly on and therefore drain unnecessary excessive idle current. This is where
the fine tuning of this stage comes into the picture while working on the bench in the lab.
The amount of idle current flow for the transistors is controlled by the current through the diodes.
Therefore, we use potentiometers at the top and bottom of the branches of the diode branches to
minimize the idle current drain for the complementary transistors. This whole stage collectively is
referred to as a Class AB stage since it is a hybrid of Class A and Class B operation. Because of the
increased idle current, the Class AB has less efficiency than that of Class B. Class AB efficiency is limited
to 50%.
8/12/2019 332 Project
7/27
It is also important to note that the purpose of the output stage is current gain, not voltage gain. The
voltage gain is 1. It is a power stage because of thelarge amount of current it can deliver to a low
impedance load. The first stage cannot do this by itself. It cannot produce enough current to maintain a
significant voltage drop over a low impedance load. To the first stage a low impedance load looks like a
short circuit and disturbs the operation of that stage.
Class AB Topology
Current Mirrors
In practice, current mirrors are used as active loadsfor the differential amplifier as well as the follower.
As shown in the class Midterm, using an ideal current source is the best choice for any active load. The
closest we can get to that standard is by using an electronic current source. Our electronic current
source in this case is another transistor. So, where we would normally see a resistor in the topology, we
now have an additional transistor supplying current in the direction that we would want the ideal
current source to supply this current.
An Ideal current source also offers infinite impedance and constant current flow. Our electronic current
source will offer us high impedance and near constant current flow. Because of this, we are able to
achieve higher gain from our differential amplifier and better performance from the follower. Please see
the following schematic for a basic current mirror topology.
Current mirror using BJTs
8/12/2019 332 Project
8/27
Trade offs
In choosing a specific topology, there are multiple considerations to choose from. For a Class B power
stage output, you would have to be willing to tolerate crossover distortion in the application of the
amplifier. However, it is more efficient than Class AB. Class AB gives better signal quality but has more
idle current. If battery power consumption is a major consideration then I would consider biasing my
Class AB as near to Class B as reasonably possible.
On the other hand, using a Darlington Transistor pair seems to be a better design for most purposes.
However, because of the higher value for current gain , it is a good idea to put in an overload
protection circuit for any spikes from transients that may occur that would destroy the transistors.
However, this takes more time and requires more parts. The tradeoff here is cost and time in further
research on constructing overload protection for this circuit topology.
Circuit Design
Design equations and calculations
To achieve 0.5W power we use the relationship:
( )
We then arrive at
( )
So from 100mVpp to 5.6Vpp we must use a gain of 56. Because .100*56 = 5.6
So our minimum goal is to amplify our standard signal of 100mVpp by a gain of 56 without distortion.
For a gain of 56 we need a resistor ratio of R1/R2 ratio = 5k/90 = Vout/Vin= Av 56
Our differential pair can be treated separately using half circuit analysis. When analyzed using half
circuit analysis we find that the circuit is a Common Emitter topology. The small signal differential mode
gain of this stage is: Av = , using current sources Av = -gm*(ro||Rsource)
After putting the circuit together and fine tuning the lower NPN current mirror, the best value that
worked is a value of 100K. Assuming base current is negligible will give us an estimate of
for mirror current.
8/12/2019 332 Project
9/27
Schematics
Actual circuit used in this design
*TIP 33C & TIP 34C Transistors used in place of Q10 & Q9 respectively in actual implementation
8/12/2019 332 Project
10/27
Alternate Design using Darlington transistors for Power Stage
Simulation vs. physical implementation
8/12/2019 332 Project
11/27
Simulation @20Hz
8/12/2019 332 Project
12/27
Simulation @20kHz
8/12/2019 332 Project
13/27
Actual circuit @1kHz
Actual circuit @ 20Hz
8/12/2019 332 Project
14/27
Composite music signal amplification of actual circuit
Results
Maximum Output Power
This section demonstrates the largest Vpk-pk that is not distorted/clipping and greater than or equal to
Watt while achieving -3dB bandwidth of 20Hz-20kHz. Both simulation and the actual circuit is used.
8/12/2019 332 Project
15/27
Simulation @ 20Hz
8/12/2019 332 Project
16/27
Simulation @ 20kHz
Most at gain @20khz
8/12/2019 332 Project
17/27
Most at gain @ 20Hz
Best case scenario max output
A maximum output power of 912mW was achieved without distortion. This is calculated in the following
way:
Please see oscilloscope picture below.
Best case scenario output @ 1kHz
8/12/2019 332 Project
18/27
.5W Frequency Range
The circuit is able to maintain .5 watts with -3dB bandwidth from 20Hz to 20kHz. This is shown in the
simulation below. The smallest input that satisfies this is 69.483mV.
20kHz minimum input
8/12/2019 332 Project
19/27
20Hz minimum input
For an actual implementation, the smallest input signal that satisfies the condition is 124mV:
20kHz minimum input
8/12/2019 332 Project
20/27
20Hz minimum input
AC frequency Plot
This section shows the frequency plot in simulation and is used to estimate parasitic capacitance. The
breadboard offers some capacitance (as well as individual parts) which is not part of our computer
simulation. Our frequency of interest is the frequency at which we see a -3dB drop.
8/12/2019 332 Project
21/27
AC frequency plot in decibels without1030uF speaker coupling capacitor
8/12/2019 332 Project
22/27
AC frequency plot in decibels with1030uF speaker coupling capacitor
8/12/2019 332 Project
23/27
Power plot of Rload with coupling cap
In our actual implementation, we have to calculate what Vout/Vin ratio will give us a -3dB drop:
Calculating AC -3dB Gain drop in the actual circuit:
5.72v/.17=33.64 = initial Gain
33.64*.7=23.55 = -3dB Gain drop
We then take successive measures in logarithmic frequency steps until we get close to the drop off
point:
8/12/2019 332 Project
24/27
8/12/2019 332 Project
25/27
8/12/2019 332 Project
26/27
Now we can use this information in the following equation:
Rout is measured to be 5.1kwith an ohm meter.
Parasitic capacitance of breadboard =
= 93.62pF
Transient analysis at 20kHz
We can use transient analysis to see the estimate the slew rate of the amplifier. The slew rate is the
maximum rate of change of voltage at the output of the amplifier. The capacitance to ground is what
causes slew rate limitations.
So, for a maximum rate of change of the output voltage for an input signal:
Slew Rate SR = At 20kHz the simulation shows a slew rate of 0 which doesnt take into consideration any parasitic
capacitances.
8/12/2019 332 Project
27/27
Simulation slew rate @20kHz
At 20kHz the actual circuit shows a slew rate of=
Conclusion
After the amplifier has been built and tested it has met the specifications. A circuit simulator is an
excellent tool but the limitations of it should be kept in mind. Circuit simulators work well with ideal
conditions. However, ideal is a limit that can only be approached but not reached in an actual
implementation. This is why with precise parameters, a circuit would need to be fine-tuned on thebench while being tested. This is due to inherent tolerances that naturally exist. The audio amplifier was
an exciting project and only represents one of many applications of semiconductor technology.
Top Related