W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU...

9
W5300 Performance Test W5300 2008‐04‐22 2008 04 22 WIZnet Inc. © WIZnet All Rights Reserved 1 page

Transcript of W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU...

Page 1: W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU ‐Coreclock166MHzCore clock 166MHz ‐Peripheral clock 133MHz Operating System Linux Kernel 2.4 2.

W5300Performance Test  

W5300

2008‐04‐222008 04 22WIZnet Inc.

© WIZnet All Rights Reserved 1 page

Page 2: W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU ‐Coreclock166MHzCore clock 166MHz ‐Peripheral clock 133MHz Operating System Linux Kernel 2.4 2.

Contents

1. Test Board Hardware

2 W5300 Block Diagram2. W5300 Block Diagram

3. System Layout

4 Performance Test Program4. Performance Test Program

5. Result

6. Q & A6. Q & A

© WIZnet All Rights Reserved 2 page

Page 3: W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU ‐Coreclock166MHzCore clock 166MHz ‐Peripheral clock 133MHz Operating System Linux Kernel 2.4 2.

1 Test Board Hardware1. Test Board Hardware

Host MCU‐ S3C2510 (ARM9)‐ Core clock 166MHzHost MCU Core clock 166MHz‐ Peripheral clock  133MHz

Operating System Linux Kernel 2.4

© WIZnet All Rights Reserved 3 page

Page 4: W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU ‐Coreclock166MHzCore clock 166MHz ‐Peripheral clock 133MHz Operating System Linux Kernel 2.4 2.

2 W5300 Block Diagram2. W5300 Block Diagram

Support 16/8 bit data bus width

More Flexible memory allocationMore Flexible memory allocation

- 10BaseT/100BaseTX Ethernet PHY embedded- Support Auto MDI/MDIX(Crossover)

Use an 3rd Party PHYinstead of the embedded PHY

© WIZnet All Rights Reserved 4 page

Page 5: W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU ‐Coreclock166MHzCore clock 166MHz ‐Peripheral clock 133MHz Operating System Linux Kernel 2.4 2.

3 System Layout3. System Layout

iperf AX1Loopback

Test PC IP : 192.168.1.4

p p

SW stack IP and Port WIZnet IP and Port

192.168.1.2 / 5001 192.168.1.3 / 5001

© WIZnet All Rights Reserved 5 page

Page 6: W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU ‐Coreclock166MHzCore clock 166MHz ‐Peripheral clock 133MHz Operating System Linux Kernel 2.4 2.

4 Performance Test program4. Performance Test program

• iperf : Loopback test program on the test board for S/W or HW TCP/IP stack performance• AX1 : Loopback test program on the PC• fact : Factorial calculation program

It’s may application such as video rendering MPEG CODEC etcIt s may application such as video rendering, MPEG CODEC, etc

Test Procedure

1’st Step Loopback Test : Without fact program

2’nd Step Loopback Test : Load 1 fact program

3’rd Step Loopback Test : Load 2 fact program

:

© WIZnet All Rights Reserved 6 page

Page 7: W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU ‐Coreclock166MHzCore clock 166MHz ‐Peripheral clock 133MHz Operating System Linux Kernel 2.4 2.

5 Result (1)5. Result (1)

90

60

70

80

90

30

40

50

60

S/W Loopback Performance(Mbps)

H/W Loopback Performance(Mbps)

0

10

20

30

00 1 2 3 4 5

S/W vs H/W Loopback Performance (Mbps)

© WIZnet All Rights Reserved 7 page

Page 8: W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU ‐Coreclock166MHzCore clock 166MHz ‐Peripheral clock 133MHz Operating System Linux Kernel 2.4 2.

6 Result (2)6. Result (2)

80%

90%

100%

80%

90%

100%

40%

50%

60%

70% ApplicationCPU occupy ratio(%)

40%

50%

60%

70%

10%

20%

30%

40%Loopback CPU occupy ratio(%)

10%

20%

30%

0%0 1 2 3 4 5

0%0 1 2 3 4 5

H/W Loopback vs Application CPU occupy ratio(%) S/W Loopback vs Application CPU occupy ratio(%)

© WIZnet All Rights Reserved 8 page

Page 9: W5300 Performance Test1. Test Board Hardware HostMCU ‐S3C2510 (ARM9) Host MCU ‐Coreclock166MHzCore clock 166MHz ‐Peripheral clock 133MHz Operating System Linux Kernel 2.4 2.

7 Q & A7. Q & AThank you….

© WIZnet All Rights Reserved 9 page


Distributed Algorithms Clock Synchronization Clock

Distributed Algorithms Clock Synchronization Clock

CDCE62005 3:5 Clock Generator, Jitter Cleaner with ... · PDF fileSerDes Cleaned Clock Data DSP CDCE62005 Recovered Clock DSP Clock ADC Clock ADC Clock DAC Clock Product Folder Sample

CDCE62005 3:5 Clock Generator, Jitter Cleaner with ... · PDF fileSerDes Cleaned Clock Data DSP CDCE62005 Recovered Clock DSP Clock ADC Clock ADC Clock DAC Clock Product Folder Sample

High-Performance Microarchitecture Techniquesrichter/cs550/MRF... · 60MHz P5 Micro-Architecture 5 Hyper Pipelined Technology 1GHz 166MHz P6 Micro-Architecture 10 @ intro 1.5 GHz

High-Performance Microarchitecture Techniquesrichter/cs550/MRF... · 60MHz P5 Micro-Architecture 5 Hyper Pipelined Technology 1GHz 166MHz P6 Micro-Architecture 10 @ intro 1.5 GHz

64/128 Mbit Single Operation VoltageThe device supports Dual and Quad I/O as well as standard, Dual Output, and Quad Output SPI. Clock frequencies of up to 166MHz allow for equivalent

64/128 Mbit Single Operation VoltageThe device supports Dual and Quad I/O as well as standard, Dual Output, and Quad Output SPI. Clock frequencies of up to 166MHz allow for equivalent

HIGH-SPEED 2.5V 256/128K x 72 IDT70T3719/99M SYNCHRONOUS ... · Full synchronous operation on both ports – 6ns cycle time, 166MHz operation (23.9Gbps bandwidth) – Fast 3.6ns clock

HIGH-SPEED 2.5V 256/128K x 72 IDT70T3719/99M SYNCHRONOUS ... · Full synchronous operation on both ports – 6ns cycle time, 166MHz operation (23.9Gbps bandwidth) – Fast 3.6ns clock

 · Teacher 19 Maximum CEU's/C10ck Hours 20 clock hours per year 4 clock hours per year 20 clock hours per license cycle 30 clock hours per year 30 clock hours per semester 10 clock

 · Teacher 19 Maximum CEU's/C10ck Hours 20 clock hours per year 4 clock hours per year 20 clock hours per license cycle 30 clock hours per year 30 clock hours per semester 10 clock

Designs with Multiple Clock Domains: Avoiding Clock …read.pudn.com/downloads186/sourcecode/embed/875959/multi...Designs with Multiple Clock Domains: Avoiding Clock Skew and Reducing

Designs with Multiple Clock Domains: Avoiding Clock …read.pudn.com/downloads186/sourcecode/embed/875959/multi...Designs with Multiple Clock Domains: Avoiding Clock Skew and Reducing

TQ600 User Manual - cdnimg.webstaurantstore.com User Manual Magnetic Stripe/ BarcodeTime Clock Proximity Time Clock Fingerprint Time Clock

TQ600 User Manual - cdnimg.webstaurantstore.com User Manual Magnetic Stripe/ BarcodeTime Clock Proximity Time Clock Fingerprint Time Clock

CDCE62002 Four Output Clock Generator/Jitter Cleaner With … · SERDES Cleaned Clock Data CDCE62002 Recovered Clock ASIC Clock ASIC Product Folder Sample & Buy Technical Documents

CDCE62002 Four Output Clock Generator/Jitter Cleaner With … · SERDES Cleaned Clock Data CDCE62002 Recovered Clock ASIC Clock ASIC Product Folder Sample & Buy Technical Documents

STM32F10xxx internal RC oscillator (HSI) calibration · AN2868 STM32F10xxx’s internal clock: HSI clock 5/22 1 STM32F10xxx’s internal clock: HSI clock The HSI clock signal is generated

STM32F10xxx internal RC oscillator (HSI) calibration · AN2868 STM32F10xxx’s internal clock: HSI clock 5/22 1 STM32F10xxx’s internal clock: HSI clock The HSI clock signal is generated

Custom Clock Distribution Network Design Fundamentals · 2009-11-19 · Clock Uncertainty • Jitter (temporal ... The goal of clock distribution network is to deliver clock signal

Custom Clock Distribution Network Design Fundamentals · 2009-11-19 · Clock Uncertainty • Jitter (temporal ... The goal of clock distribution network is to deliver clock signal

Determination of First Clock in & Last Clock

Determination of First Clock in & Last Clock

The Fully Configurable Cortex-M3 - Hitex: Hitex UK Seminar Presentations... · The Fully Configurable Cortex-M3 Peter Trott Snr FAE – Microsemi Peter.trott@microsemi.com ... 166MHz

The Fully Configurable Cortex-M3 - Hitex: Hitex UK Seminar Presentations... · The Fully Configurable Cortex-M3 Peter Trott Snr FAE – Microsemi [email protected] ... 166MHz

HT32 Clock Monitor and Clock Frequency Switch

HT32 Clock Monitor and Clock Frequency Switch

ioLogik W5300 Series User’s ManualMoxa’s ioLogik W5300 RTU Controllers are highly integrated, stand-alone solutions designed for remote monitoring applications and capable of full

ioLogik W5300 Series User’s ManualMoxa’s ioLogik W5300 RTU Controllers are highly integrated, stand-alone solutions designed for remote monitoring applications and capable of full

by Honeywell · Como mínimo se requiere la siguiente configuración del PC. • - Microprocesador: Pentium 166Mhz o superior. • - Memoria RAM: Mínimo 32 Mb. • - Disco duro:

by Honeywell · Como mínimo se requiere la siguiente configuración del PC. • - Microprocesador: Pentium 166Mhz o superior. • - Memoria RAM: Mínimo 32 Mb. • - Disco duro:

ioLogik W5300 Series - Moxa€¦ · 2 info@moxa.com Remote I/O Faster, More Accurate Serial Data Collection than Traditional Polling Architectures I/O Expandability ioLogik W5300

ioLogik W5300 Series - Moxa€¦ · 2 [email protected] Remote I/O Faster, More Accurate Serial Data Collection than Traditional Polling Architectures I/O Expandability ioLogik W5300

Coolest Clock - Probably the Coolest Clock Ever.

Coolest Clock - Probably the Coolest Clock Ever.

W5300 Linux Driver Porting Guide - i-vis.co.jpeng)_v1.0.pdf · W5300 Linux Driver Porting Guide | 5 page . 1. Introduction The W5300 Linux driveris for the product s which use embedded

W5300 Linux Driver Porting Guide - i-vis.co.jpeng)_v1.0.pdf · W5300 Linux Driver Porting Guide | 5 page . 1. Introduction The W5300 Linux driveris for the product s which use embedded

High-performance Clock Generator Series 3ch Clock ... · High-performance Clock Generator Series 3ch Clock Generator for Digital Cameras BU2394KN,BU2396KN Description These clock

High-performance Clock Generator Series 3ch Clock ... · High-performance Clock Generator Series 3ch Clock Generator for Digital Cameras BU2394KN,BU2396KN Description These clock