VS1011e - MPEG AUDIO CODEC · audio output X ROM X RAM Y ROM Y RAM VSDSP 4 Serial Data/ Control...

VLSISolution y VS1011e

VS1011E

VS1011e - MPEG AUDIO CODEC

Features• Decodes MPEG 1.0 & 2.0 audio layer III

(CBR, VBR, ABR); layers I & II optional;WAV (PCM + IMA ADPCM)

• 320 kbit/s MP3 with 12.0 MHz external clock• Streaming support for MP1/2/3 and WAV• Bass and treble controls• Operates with single 12..13 MHz or 24..26

MHz external clock• Internal clock doubler• Low-power operation• High-quality stereo DAC with no phase er-

ror between channels• Stereo earphone driver capable of driving a

30Ω load• Separate 2.5 .. 3.6 V operating voltages for

analog and digital• Serial control and data interfaces• Can be used as a slave co-processor• 5.5 KiB On-chip RAM for user code / data• SPI flash boot for special applications• New functions may be added with software

and 4 GPIO pins• Lead-free and RoHS-compliant packages

LPQFP-48 and BGA-49

Instruction RAM

Instruction ROM

Stereo DAC

L

RStereo Ear−phone Driver

audio

output

X ROM

X RAM

Y ROM

Y RAM

VSDSP4

SerialData/ControlInterface

DREQ

SO

SI

SCLK

XCS

VS1011GPIO

4

GPIO

XDCS

Description

VS1011e is a single-chip MPEG audio decoder.The chip contains a high-performance, low-powerDSP processor core VSDSP4, working memory,5 KiB instruction RAM and 0.5 KiB data RAMfor user applications, serial control and input datainterfaces, 4 general purpose I/O pins, as well asa high-quality variable-sample-rate stereo DAC,followed by an earphone amplifier and a groundbuffer.

VS1011e receives its input bitstream through a se-rial input bus, which it listens to as a system slave.The input stream is decoded and passed through adigital volume control to an 18-bit oversampling,multi-bit, sigma-delta DAC. The decoding is con-trolled via a serial control bus. In addition to basicdecoding, it is possible to add application specificfeatures, like DSP effects, to the user RAM mem-ory.

Version 1.03, 2005-09-05 1


VS1011E

CONTENTS

Contents

1 License 8

2 Disclaimer 8

3 Definitions 8

4 Characteristics & Specifications 9

4.1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

4.2 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

4.3 Analog Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

4.4 Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

4.5 Digital Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

4.6 Switching Characteristics - Boot Initialization . . . . . . . . . . . . . . . . . . . . . . . 11

5 Packages and Pin Descriptions 12

5.1 Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

5.1.1 LQFP-48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

5.1.2 BGA-49 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

5.1.3 SOIC-28 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

5.2 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

5.2.1 LQFP-48 and BGA-49 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . 14

5.2.2 SOIC-28 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

6 Connection Diagram, LQFP-48 16

7 SPI Buses 17

Version 1.03, 2005-09-05 2


VS1011E

CONTENTS

7.1 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

7.2 SPI Bus Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

7.2.1 VS1002 Native Modes (New Mode) . . . . . . . . . . . . . . . . . . . . . . . . 17

7.2.2 VS1001 Compatibility Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

7.3 Serial Protocol for Serial Data Interface (SDI) . . . . . . . . . . . . . . . . . . . . . . . 18

7.3.1 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

7.3.2 SDI in VS1002 Native Modes (New Mode) . . . . . . . . . . . . . . . . . . . . 18

7.3.3 SDI in VS1001 Compatibility Mode . . . . . . . . . . . . . . . . . . . . . . . . 18

7.4 Data Request Pin DREQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

7.5 Serial Protocol for Serial Command Interface (SCI) . . . . . . . . . . . . . . . . . . . . 19

7.5.1 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

7.5.2 SCI Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

7.5.3 SCI Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

7.6 SPI Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

7.7 SPI Examples with SMSDINEW and SMSDISHARED set . . . . . . . . . . . . . . . 22

7.7.1 Two SCI Writes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

7.7.2 Two SDI Bytes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

7.7.3 SCI Operation in Middle of Two SDI Bytes . . . . . . . . . . . . . . . . . . . . 23

8 Functional Description 24

8.1 Main Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

8.2 Supported Audio Codecs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

8.2.1 Supported MP1 (MPEG layer I) Formats . . . . . . . . . . . . . . . . . . . . . 24

8.2.2 Supported MP2 (MPEG layer II) Formats . . . . . . . . . . . . . . . . . . . . . 25

8.2.3 Supported MP3 (MPEG layer III) Formats . . . . . . . . . . . . . . . . . . . . 25

Version 1.03, 2005-09-05 3


VS1011E

CONTENTS

8.2.4 Supported RIFF WAV Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

8.3 Data Flow of VS1011e . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

8.4 Serial Data Interface (SDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

8.5 Serial Control Interface (SCI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

8.6 SCI Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

8.6.1 SCIMODE (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

8.6.2 SCISTATUS (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

8.6.3 SCIBASS (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

8.6.4 SCICLOCKF (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

8.6.5 SCIDECODETIME (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

8.6.6 SCIAUDATA (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

8.6.7 SCIWRAM (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

8.6.8 SCIWRAMADDR (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

8.6.9 SCIHDAT0 and SCIHDAT1 (R) . . . . . . . . . . . . . . . . . . . . . . . . . 33

8.6.10 SCIAIADDR (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

8.6.11 SCIVOL (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

8.6.12 SCIAICTRL[x] (RW) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

9 Operation 35

9.1 Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

9.2 Hardware Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

9.3 Software Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

9.4 SPI Boot . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

9.5 Play/Decode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

9.6 Feeding PCM data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Version 1.03, 2005-09-05 4


VS1011E

CONTENTS

9.7 SDI Tests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

9.7.1 Sine Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

9.7.2 Pin Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

9.7.3 Memory Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

9.7.4 SCI Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

10 VS1011e Registers 39

10.1 Who Needs to Read This Chapter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

10.2 The Processor Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

10.3 VS1011e Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

10.4 SCI Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

10.5 Serial Data Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

10.6 DAC Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

10.7 GPIO Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

10.8 Interrupt Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

10.9 System Vector Tags . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

10.9.1 AudioInt, 0x20 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

10.9.2 SciInt, 0x21 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

10.9.3 DataInt, 0x22 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

10.9.4 UserCodec, 0x0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

10.10System Vector Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

10.10.1 WriteIRam(), 0x2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

10.10.2 ReadIRam(), 0x4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

10.10.3 DataBytes(), 0x6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

10.10.4 GetDataByte(), 0x8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Version 1.03, 2005-09-05 5


VS1011E

CONTENTS

10.10.5 GetDataWords(), 0xa . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

11 VS1011 Version Changes 46

11.1 Changes Between VS1011b and VS1011e, 2005-07-13 . . . . . . . . . . . . . . . . . . 46

11.2 Migration Checklist from VS1011b to VS1011e, 2005-07-13 . . . . . . . . . . . . . . . 46

12 Document Version Changes 47

12.1 Version 1.03 for VS1011e, 2005-09-05 . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

12.2 Version 1.02 for VS1011e, 2005-07-13 . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

12.3 Version 1.01 for VS1011b, 2004-11-19 . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

12.4 Version 1.00 for VS1011b, 2004-10-22 . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

12.5 Version 0.71 for VS1011, 2004-07-20 . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

12.6 Version 0.70 for VS1011, 2004-05-13 . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

12.7 Version 0.62 for VS1011, 2004-03-24 . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

12.8 Version 0.61 for VS1011, 2004-03-11 . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

13 Contact Information 48

Version 1.03, 2005-09-05 6


VS1011E

LIST OF FIGURES

List of Figures

1 Pin Configuration, LQFP-48. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

2 Pin Configuration, BGA-49. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

3 Pin Configuration, SOIC-28. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

4 Typical Connection Diagram Using LQFP-48. . . . . . . . . . . . . . . . . . . . . . . . 16

5 BSYNC Signal - one byte transfer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

6 BSYNC Signal - two byte transfer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

7 SCI Word Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

8 SCI Word Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

9 SPI Timing Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

10 Two SCI Operations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

11 Two SDI Bytes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

12 Two SDI Bytes Separated By an SCI Operation. . . . . . . . . . . . . . . . . . . . . . . 23

13 Data Flow of VS1011e. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

14 User’s Memory Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Version 1.03, 2005-09-05 7


VS1011E

1. LICENSE

1 License

MPEG Layer-3 audio decoding technology licensed from Fraunhofer IIS and Thomson.

Note: if you enable Layer I and Layer II decoding, you are liable for any patent issues that mayarise from using these formats.Joint licensing of MPEG 1.0 / 2.0 Layer III does not cover all patentspertaining to layers I and II.

2 Disclaimer

All properties and figures are subject to change.

3 Definitions

B Byte, 8 bits.

b Bit.

Ki “Kibi” = 210 = 1024 (IEC 60027-2).

Mi “Mebi” = 220 = 1048576 (IEC 60027-2).

VS DSP VLSI Solution’s DSP core.

W Word. In VS DSP, instruction words are 32-bit and data words are 16-bit wide.

Version 1.03, 2005-09-05 8


VS1011E

4. CHARACTERISTICS & SPECIFICATIONS

4 Characteristics & Specifications

4.1 Absolute Maximum Ratings

Parameter Symbol Min Max Unit

Analog Positive Supply AVDD -0.3 3.6 VDigital Positive Supply DVDD -0.3 3.6 VCurrent at Any Digital Output ±50 mAVoltage at Any Digital Input DGND-1.0 DVDD+1.01 VOperating Temperature -30 +85 CFunctional Operating Temperature -40 +95 CStorage Temperature -65 +150 C

1 Must not exceed 3.6 V

4.2 Recommended Operating Conditions

Parameter Symbol Min Typ Max Unit

Ambient Operating Temperature -40 +85 CAnalog and Digital Ground1 AGND DGND 0.0 VPositive Analog AVDD 2.5 2.7 3.6 VPositive Digital DVDD 2.3 2.5 3.6 VInput Clock Frequency XTALI 24 24.576 26 MHzInput Clock Frequency, with clock doubler XTALI 12 12.288 13 MHzInternal Clock Frequency CLKI 242 24.576 26 MHzMaster Clock Duty Cycle 40 50 60 %

1 Must be connected together as close to the device as possible for latch-up immunity.2 The maximum sample rate that can be played with correct speed is CLKI/512.Thus, if CLKI is 24 MHz, 48 kHz sample rate is played 2.5% off-key.

Version 1.03, 2005-09-05 9


VS1011E


4.3 Analog Characteristics

Unless otherwise noted: AVDD=2.5..3.6V, DVDD=2.3..3.6V, TA=-40..+85C, XTALI=12..13MHz,internal Clock Doubler active. DAC tested with 1307.894 Hz full-scale output sinewave, measurementbandwidth 20..20000 Hz, analog output load: LEFT to GBUF 30Ω, RIGHT to GBUF 30Ω.


DAC Resolution 18 bitsTotal Harmonic Distortion THD 0.1 0.2 %Dynamic Range (DAC unmuted, A-weighted) IDR 90 dBS/N Ratio (full scale signal) SNR 70 85 dBInterchannel Isolation (Cross Talk) 50 75 dBInterchannel Isolation (Cross Talk), with GBUF 40 dBInterchannel Gain Mismatch -0.5 0.5 dBFrequency Response -0.1 0.1 dBFull Scale Output Voltage (Peak-to-peak) 1.4 1.61 2.0 VppDeviation from Linear Phase 5

Analog Output Load Resistance AOLR 16 302 ΩAnalog Output Load Capacitance 100 pF

1 3.2 volts can be achieved with +-to-+ wiring for mono difference sound.2 AOLR may be much lower, but belowTypicaldistortion performance may be compromised.

4.4 Power Consumption

Average current tested with an MPEG 1.0 Layer III 128 kbit/s sample and generated sine, output at fullvolume, XTALI = 12.288 MHz, internal clock doubler enabled, DVDD = 2.5 V, AVDD = 2.7 V.

Parameter Min Typ Max Unit

Power Supply Consumption AVDD, Reset 0.5 30 µAPower Supply Consumption DVDD, Reset 1 30 µA

Power Supply Consumption AVDD, sine test, 30Ω 20 mAPower Supply Consumption AVDD, sine test, 30Ω + GBUF 39 50 mAPower Supply Consumption DVDD, sine test 8 17 mA

Power Supply Consumption AVDD, no load 6 mAPower Supply Consumption AVDD, output load 30Ω 10 mAPower Supply Consumption AVDD, 30Ω + GBUF 16 mAPower Supply Consumption DVDD 16 mA

Version 1.03, 2005-09-05 10


VS1011E


4.5 Digital Characteristics


High-Level Input Voltage 0.7×DVDD DVDD+0.31 VLow-Level Input Voltage -0.2 0.3×DVDD VHigh-Level Output Voltage at IO = -2.0 mA 0.7×DVDD VLow-Level Output Voltage at IO = 2.0 mA 0.3×DVDD VInput Leakage Current -1.0 1.0 µASPI Input Clock Frequency2 CLKI

6 MHzRise time of all output pins, load = 50 pF 50 ns

1 Must not exceed 3.6V2 Value for SCI reads. SCI and SDI writes allowCLKI

4 .

4.6 Switching Characteristics - Boot Initialization

Parameter Symbol Min Max Unit

XRESET active time 2 XTALIXRESET inactive to software ready 500001 XTALIPower on reset, rise time of DVDD 10 V/s

1 DREQ rises when initialization is complete. You should not send any data or commands before that.

Version 1.03, 2005-09-05 11


VS1011E

5. PACKAGES AND PIN DESCRIPTIONS

5 Packages and Pin Descriptions

5.1 Packages

Both LPQFP-48 and BGA-49 are lead (Pb) free and also RoHS compliant packages. RoHS is a shortname ofDirective 2002/95/EC on the restriction of the use of certain hazardous substances in electricaland electronic equipment.

SOIC-28 isnot a lead-free package.

5.1.1 LQFP-48

148

Figure 1: Pin Configuration, LQFP-48.

LQFP-48 package dimensions are athttp://www.vlsi.fi/.

Version 1.03, 2005-09-05 12


VS1011E


5.1.2 BGA-49

A

B

C

D

E

F

G

1 2 3 4 5 6 7

TOP VIEW

0.80

TY

P

4.80

7.00

1.10

RE

F

0.80 TYP1.10 REF

4.80

7.00

A1 BALL PAD CORNER

Figure 2: Pin Configuration, BGA-49.

BGA-49 package dimensions are athttp://www.vlsi.fi/.

5.1.3 SOIC-28

SOIC − 28

1413121110987654321

1516171819202122232728 26 2425

Figure 3: Pin Configuration, SOIC-28.

SOIC-28 package dimensions are athttp://www.vlsi.fi/.

Version 1.03, 2005-09-05 13


VS1011E


5.2 Pin Descriptions

5.2.1 LQFP-48 and BGA-49 Pin Descriptions

Pin Name LQFP-48 Pin

BGA49Ball

PinType

Function

XRESET 3 B1 DI active low asynchronous reset, schmitt-triggeredDGND0 4 D2 PWR digital ground

DVDD0 6 D3 PWR digital power supply

DREQ 8 E2 DO data request, input busGPIO22 / DCLK1 9 E1 DI general purpose IO 2 / serial input data bus clockGPIO32 / SDATA1 10 F2 DI general purpose IO 3 / serial data input

XDCS4 / BSYNC1 13 E3 DI data chip select / byte sync, connect to DVDD if not usedDVDD1 14 F3 PWR digital power supply

DGND1 16 F4 PWR digital groundXTALO 17 G3 AO crystal outputXTALI 18 E4 AI crystal inputDVDD2 19 G4 PWR digital power supplyDGND2 20 F5 PWR digital ground (in BGA-49, DGND2, 3, 4 conn. together)DGND3 21 G5 PWR digital groundDGND4 22 F6 PWR digital groundXCS4 23 G6 DI chip select input (active low)

SCLK2 28 D6 DI clock for serial busSI2 29 E7 DI serial inputSO 30 D5 DO3 serial output, active when XCS=0, regardless of XRESET

TEST 32 C6 DI reserved for test, connect to DVDDGPIO0 / SPIBOOT2,3 33 C7 DIO general purpose IO 0, use 100 kΩ pull-down resistorGPIO12 34 B6 DIO general purpose IO 1

AGND0 37 C5 PWR analog ground, low-noise referenceAVDD0 38 B5 PWR analog power supplyRIGHT 39 A6 AO right channel outputAGND1 40 B4 PWR analog groundAGND2 41 A5 PWR analog groundGBUF 42 C4 AO ground bufferAVDD1 43 A4 PWR analog power supplyRCAP 44 B3 AIO filtering capacitance for referenceAVDD2 45 A3 PWR analog power supplyLEFT 46 B2 AO left channel outputAGND3 47 A2 PWR analog ground

1 First pin function is active in New Mode, latter in Compatibility Mode.2 If not used, use 100 kΩ pull-down resistor.3 Use 100 kΩ pull-down resistor. If pull-up is used instead, SPI Boot is tried. See Chapter 9.4 for details.4 If not used, use 100 kΩ pull-up resistor.

Pin types:

Type DescriptionDI Digital input, CMOS Input PadDO Digital output, CMOS Input PadDIO Digital input/outputDO3 Digital output, CMOS Tri-stated Output Pad

Type DescriptionAI Analog inputAO Analog outputAIO Analog input/outputPWR Power supply pin

In BGA-49, no-connect balls are A1, A7, B7, C1, C2, C3, D1, D4, D7, E5, E6, F1, F7, G1, G2, G7.In LQFP-48, no-connect pins are 1, 2, 5, 7, 11, 12, 15, 24, 25, 26, 27, 31, 35, 36, 48.

Version 1.03, 2005-09-05 14


VS1011E


5.2.2 SOIC-28 Pin Descriptions

Pin Name Pin PinType

Function

DREQ 1 DO data request, input busGPIO22 / DCLK1 2 DIO serial input data bus clockGPIO32 / SDATA1 3 DI serial data inputXDCS4 / BSYNC1 4 DI byte synchronization signalDVDD1 5 PWR digital power supplyDGND1 6 PWR digital groundXTALO 7 CLK crystal outputXTALI 8 CLK crystal inputDVDD2 9 PWR digital power supplyDGND2 10 PWR digital groundXCS4 11 DI chip select input (active low)SCLK2 12 DI clock for serial busSI2 13 DI serial inputSO 14 DO3 serial output, active when XCS=0, regardless of XRESETTEST 15 DI reserved for test, connect to DVDDGPIO0 / SPIBOOT2,3 16 DIO general purpose IO 0, use 100 kΩ pull-down resistorGPIO12 17 DIO general purpose IO 1AGND0 18 PWR analog groundAVDD0 19 PWR analog power supplyRIGHT 20 AO right channel outputAGND2 21 PWR analog groundRCAP 22 AIO filtering capacitance for referenceAVDD2 23 PWR analog power supplyLEFT 24 AO left channel outputAGND3 25 PWR analog groundXRESET 26 DI active low asynchronous resetDGND0 27 PWR digital groundDVDD0 28 PWR digital power supply

1 First pin function is active in New Mode, latter in Compatibility Mode.2 If not used, use 100 kΩ pull-down resistor.3 Use 100 kΩ pull-down resistor. If pull-up is used instead, SPI Boot is tried. See Chapter 9.4 for details.4 If not used, use 100 kΩ pull-up resistor.

Pin types:

Type DescriptionDI Digital input, CMOS Input PadDO Digital output, CMOS Input PadDIO Digital input/outputDO3 Digital output, CMOS Tri-stated Output Pad

Type DescriptionAI Analog inputAO Analog outputAIO Analog input/outputPWR Power supply pin

Version 1.03, 2005-09-05 15


VS1011E

6. CONNECTION DIAGRAM, LQFP-48

6 Connection Diagram, LQFP-48

Figure 4: Typical Connection Diagram Using LQFP-48.

The ground buffer GBUF can be used for common voltage (1.23 V) for earphones. This will eliminatethe need for large isolation capacitors on line outputs, and thus the audio output pins from VS1011e maybe connected directly to the earphone connector.

If GBUF is not used, LEFT and RIGHT must be provided with 1-100µF capacitors depending on loadresistance.

Note: This connection assumes SMSDINEW is active (see Chapter 8.6.1). If also SMSDISHARE isused, xDCS should have a pull-up resistor (see Chapter 7.2.1).

Version 1.03, 2005-09-05 16


VS1011E

7. SPI BUSES

7 SPI Buses

7.1 General

The SPI Bus - that was originally used in some Motorola devices - has been used for both VS1011e’sSerial Data Interface SDI (Chapters 7.3 and 8.4) and Serial Control Interface SCI (Chapters 7.5 and 8.5).

7.2 SPI Bus Pin Descriptions

7.2.1 VS1002 Native Modes (New Mode)

These modes are active on VS1011e when SMSDINEW is set to 1. DCLK, SDATA and BSYNC arereplaced with GPIO2, GPIO3 and XDCS, respectively.

SDI Pin SCI Pin Description

XDCS XCS Active low chip select input. A high level forces the serial interface intostandby mode, ending the current operation. A high level also forces serialoutput (SO) to high impedance state. If SMSDISHARE is 1, pinXDCS is not used, but the signal is generated internally by invertingXCS.

SCK Serial clock input. The serial clock is also used internally as the masterclock for the register interface.SCK can be gated or continuous. In either case, the first rising clock edgeafter XCS has gone low marks the first bit to be written.

SI Serial input. If a chip select is active, SI is sampled on the rising CLK edge.- SO Serial output. In reads, data is shifted out on the falling SCK edge.

In writes SO is at a high impedance state.

7.2.2 VS1001 Compatibility Mode

This mode is active when SMSDINEW is 0 (default). In this mode, DCLK, SDATA and BSYNC areactive.

SDI Pin SCI Pin Description

- XCS Active low chip select input. A high level forces the serial interface intostandby mode, ending the current operation. A high level also forces serialoutput (SO) to high impedance state. There is no chip select for SDI, whichis always active.

BSYNC - SDI data is synchronized with a rising edge of BSYNC.DCLK SCK Serial clock input. The serial clock is also used internally as the master

clock for the register interface.SCK can be gated or continuous. In either case, the first rising clock edgeafter XCS has gone low marks the first bit to be written.

SDATA SI Serial input. SI is sampled on the rising SCK edge, if XCS is low.- SO Serial output. In reads, data is shifted out on the falling SCK edge.

In writes SO is at a high impedance state.

Version 1.03, 2005-09-05 17


VS1011E

7. SPI BUSES

7.3 Serial Protocol for Serial Data Interface (SDI)

7.3.1 General

The serial data interface operates in slave mode so the DCLK signal must be generated by an externalcircuit.

Data (SDATA signal) can be clocked in at either the rising or falling edge of DCLK (Chapter 8.6).

VS1011e assumes its data input to be byte-sychronized. SDI bytes may be transmitted either MSb orLSb first, depending of contents of SCIMODE (Chapter 8.6).

7.3.2 SDI in VS1002 Native Modes (New Mode)

In VS1002 native modes (which are available also in VS1011e), byte synchronization is achieved byXDCS (or XCS if SMSDISHARE is 1). The state of XDCS (or XCS) may not change while a databyte transfer is in progress. To always maintain data synchronization even if there may be glitches inthe boards using VS1011e, it is recommended to turn XDCS (or XCS) every now and then, for instanceonce after every flash data block or a few kilobytes, just to keep sure the host and VS1011e are in sync.

For new designs, using VS1002 native modes are recommended, as they are easier to implement thanBSYNC generation.

7.3.3 SDI in VS1001 Compatibility Mode

BSYNC

SDATA

DCLK

D7 D6 D5 D4 D3 D2 D1 D0

Figure 5: BSYNC Signal - one byte transfer.

When VS1011e is running in VS1001 compatibility mode, a BSYNC signal must be generated to ensurecorrect bit-alignment of the input bitstream. The first DCLK sampling edge (rising or falling, dependingon selected polarity), during which the BSYNC is high, marks the first bit of a byte (LSB, if LSB-firstorder is used, MSB, if MSB-first order is used). If BSYNC is ’1’ when the last bit is received, the receiverstays active and next 8 bits are also received.

BSYNC

SDATA

DCLK

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0

Figure 6: BSYNC Signal - two byte transfer.

Version 1.03, 2005-09-05 18


VS1011E

7. SPI BUSES

Using VS1001 compatibility mode in new designs is strongly discouraged.

7.4 Data Request Pin DREQ

The DREQ pin/signal is used to signal if VS1011e’s FIFO is capable of receiving data. If DREQ is high,VS1011e can take at least 32 bytes of SDI data or one SCI command. When these criteria are not met,DREQ is turned low, and the sender should stop transferring new data.

Because of a 32-byte safety area, the sender may send upto 32 bytes of SDI data at a time withoutchecking the status of DREQ, making controlling VS1011e easier for low-speed microcontrollers.

Note: DREQ may turn low or high at any time, even during a byte transmission. Thus, DREQ shouldonly be used to decide whether to send more bytes. It should not abort a transmission that has alreadystarted.

Note: In VS10XX products upto VS1002, DREQ was only used for SDI. In VS1011e DREQ is also usedto tell the status of SCI.

7.5 Serial Protocol for Serial Command Interface (SCI)

7.5.1 General

The serial bus protocol for the Serial Command Interface SCI (Chapter 8.5) consists of an instructionbyte, address byte and one 16-bit data word. Each read or write operation can read or write a singleregister. Data bits are read at the rising clock edge, so the user should update data at the falling clockedge. Bytes are always sent MSb firrst.

The operation is specified by an 8-bit instruction opcode. The supported instructions are read and write.See table below.

InstructionName Opcode Operation

READ 0000 0011 Read dataWRITE 0000 0010 Write data

Note: VS1011e sets DREQ low after each SCI operation. The duration depends on the operation. It isnot allowed to start a new SCI/SDI operation before DREQ is high again.

Version 1.03, 2005-09-05 19


VS1011E

7. SPI BUSES

7.5.2 SCI Read

0 1 2 3 4 5 6 7 8 9 10 11 12 13 30 3114 15 16 17

0 0 0 0 0 0 1 1 0 0 0 03 2 1 0

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 015 14 1 0

X

instruction (read) address data out

XCS

SCK

SI

SO

don’t care don’t care

DREQ

execution

Figure 7: SCI Word Read

VS1011e registers are read by the following sequence, as shown in Figure 7. First, XCS line is pulledlow to select the device. Then the READ opcode (0x3) is transmitted via the SI line followed by an 8-bitword address. After the address has been read in, any further data on SI is ignored. The 16-bit datacorresponding to the received address will be shifted out onto the SO line.

XCS should be driven high after data has been shifted out.

DREQ is driven low for a short while when in a read operation by the chip. This is a very short time anddoesn’t require special user attention.

7.5.3 SCI Write

0 1 2 3 4 5 6 7 8 9 10 11 12 13 30 3114 15 16 17

0 0 0 0 0 0 1 0 0 0 03 2 1 0 1 0

X

address

XCS

SCK

SI

15 14

data out

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SO 0 0 0 0 X

0

instruction (write)

DREQ

execution

Figure 8: SCI Word Write

VS1011e registers are written to using the following sequence, as shown in Figure 8. First, XCS line ispulled low to select the device. Then the WRITE opcode (0x2) is transmitted via the SI line followed byan 8-bit word address.

Version 1.03, 2005-09-05 20


VS1011E

7. SPI BUSES

After the word has been shifted in and the last clock has been sent, XCS should be pulled high to end theWRITE sequence.

After the last bit has been sent, DREQ is driven low for the duration of the register update, marked “exe-cution” in the figure. The time varies depending on the register and its contents (see table in Chapter 8.6for details). If the maximum time is longer than what it takes from the microcontroller to feed the nextSCI command or SDI byte, it is not allowed to finish a new SCI/SDI operation before DREQ has risenup again.

7.6 SPI Timing Diagram

XCS

SCK

SI

SO

0 1 1514 16

tXCSS tXCSHtWL tWH

tHtSU

tV

tZ

tDIS

tXCS30 31

Figure 9: SPI Timing Diagram.

Symbol Min Max Unit

tXCSS 5 nstSU -26 nstH 2 XTALI cyclestZ 0 nstWL 2 XTALI cyclestWH 2 XTALI cyclestV 2 (+ 25ns1) XTALI cyclestXCSH -26 nstXCS 2 XTALI cyclestDIS 10 ns

1 25ns is when pin loaded with 100pF capacitance. The time is shorter with lower capacitance.

Note: As tWL and tWH, as well as tH require at least 2 clock cycles, the maximum speed for the SPIbus that can be used for read operations is 1/6 of VS1011e’s external clock speed XTALI. For writeoperations maximum speed is 1/4 of XTALI.

Note: Negative numbers mean that the signal can change in different order from what is shown in thediagram.

Version 1.03, 2005-09-05 21


VS1011E

7. SPI BUSES

7.7 SPI Examples with SMSDINEW and SM SDISHARED set

7.7.1 Two SCI Writes

0 1 2 3 30 31

1 0 1 0

0 0 0 0 0 0X X

XCS

SCK

SI

2

32 33 61 62 63

SCI Write 1 SCI Write 2

DREQ

DREQ up before finishing next SCI write

Figure 10: Two SCI Operations.

Figure 10 shows two consecutive SCI operations. Note that xCSmustbe raised to inactive state betweenthe writes. Also DREQ must be respected as shown in the figure.

7.7.2 Two SDI Bytes

1 2 3

XCS

SCK

SI

7 6 5 4 3 1 0 7 6 5 2 1 0

X

SDI Byte 1SDI Byte 2

0 6 7 8 9 13 14 15

DREQ

Figure 11: Two SDI Bytes.

SDI data is synchronized with a raising edge of xCS as shown in Figure 11. However, every byte doesn’tneed separate synchronization.

Version 1.03, 2005-09-05 22


VS1011E

7. SPI BUSES

7.7.3 SCI Operation in Middle of Two SDI Bytes

0 1

XCS

SCK

SI

7

7 6 5 1

0 0

0 7 6 5 1 0

SDI ByteSCI Operation

SDI Byte

8 9 39 40 41 46 47

X

DREQ high before end of next transfer

Figure 12: Two SDI Bytes Separated By an SCI Operation.

Figure 12 shows how an SCI operation is embedded in between SDI operations. xCS edges are used tosynchronize both SDI and SCI. Remember to respect DREQ as shown in the figure.

Version 1.03, 2005-09-05 23


VS1011E

8. FUNCTIONAL DESCRIPTION

8 Functional Description

8.1 Main Features

VS1011e is based on a proprietary digital signal processor, VSDSP. It contains all the code and datamemory needed for MPEG, WAV PCM and WAV IMA ADPCM audio decoding, together with serialinterfaces, a multirate stereo audio DAC and analog output amplifiers and filters.

VS1011e can play all MPEG 1.0, and 2.0 layer I, II and III files, as well as MPEG 2.5 layer III files, withall sample rates and bitrates, including variable bitrate (VBR) for layer III. Note, that decoding of layersI and II must be activated separately.

8.2 Supported Audio Codecs

ConventionsMark Description

+ Format is supported- Format exists but is not supported? Format not tested

Format doesn’t exist

8.2.1 Supported MP1 (MPEG layer I) Formats

MPEG 1.0:Samplerate / Hz Bitrate / kbit/s

32 64 96 128 160 192 224 256 288 320 352 384 416 448

48000 + + + + + + + + + + + + + +44100 + + + + + + + + + + + + + +32000 + + + + + + + + + + + + + +


32 48 56 64 80 96 112 128 144 160 176 192 224 256

24000 ? ? ? ? ? ? ? ? ? ? ? ? ? ?22050 ? ? ? ? ? ? ? ? ? ? ? ? ? ?16000 ? ? ? ? ? ? ? ? ? ? ? ? ? ?

Version 1.03, 2005-09-05 24


VS1011E


8.2.2 Supported MP2 (MPEG layer II) Formats


32 48 56 64 80 96 112 128 160 192 224 256 320 384

48000 + + + + + + + + + + + + + +44100 + + + + + + + + + + + + + +32000 + + + + + + + + + + + + + +


8 16 24 32 40 48 56 64 80 96 112 128 144 160

24000 + + + + + + + + + + + + + +22050 + + + + + + + + + + + + + +16000 + + + + + + + + + + + + + +

8.2.3 Supported MP3 (MPEG layer III) Formats


32 40 48 56 64 80 96 112 128 160 192 224 256 320

48000 + + + + + + + + + + + + + +44100 + + + + + + + + + + + + + +32000 + + + + + + + + + + + + + +


8 16 24 32 40 48 56 64 80 96 112 128 144 160

24000 + + + + + + + + + + + + + +22050 + + + + + + + + + + + + + +16000 + + + + + + + + + + + + + +


8 16 24 32 40 48 56 64 80 96 112 128 144 160

12000 + + + + + + + + + + + + + +11025 + + + + + + + + + + + + + +8000 + + + + + + + + + + + + + +

1 Also all variable bitrate (VBR) formats are supported.

Note: 24.0 MHz internal clock (24.0 MHz external clock or 12.0 MHz external clock with clock-doubler) is enough for VS1011e to be able to decode all bitrates and sample rates with bass en-hancer and treble control active.

Version 1.03, 2005-09-05 25


VS1011E


8.2.4 Supported RIFF WAV Formats

The most common RIFF WAV subformats are supported.

Format Name Supported Comments

0x01 PCM + 16 and 8 bits, any sample rate≤ 48kHz0x02 ADPCM -0x03 IEEE FLOAT -0x06 ALAW -0x07 MULAW -0x10 OKI ADPCM -0x11 IMA ADPCM + Any sample rate≤ 48kHz0x15 DIGISTD -0x16 DIGIFIX -0x30 DOLBY AC2 -0x31 GSM610 -0x3b ROCKWELL ADPCM -0x3c ROCKWELL DIGITALK -0x40 G721ADPCM -0x41 G728CELP -0x50 MPEG -0x55 MPEGLAYER3 + For supported MP3 modes, see Chapter 8.2.30x64 G726ADPCM -0x65 G722ADPCM -

Version 1.03, 2005-09-05 26


VS1011E


8.3 Data Flow of VS1011e

Volumecontrol

AudioFIFO

S.rate.conv.and DAC R

BitstreamFIFO

SDI

L

SCI_VOL

Bassenhancer

SB_AMPLITUDE=0

SB_AMPLITUDE!=0

AIADDR = 0

AIADDR != 0

UserApplication

ST_AMPLITUDE=0

ST_AMPLITUDE!=0

Trebleenhancer

MP1 / MP2 /MP3 / WAV / ADPCM decode

512 stereo samples

Figure 13: Data Flow of VS1011e.

First, depending on the audio data, MPEG or WAV audio is received and decoded from the SDI bus.

After decoding, if SCIAIADDR is non-zero, application code is executed from the address pointed toby that register. For more details, see VS10XX Application Note: User Applications.

Then data may be sent to the Bass and Treble Enhancer depending on SCIBASS.

After that the signal is fed to the volume control unit, which also copies the data to the Audio FIFO.

The Audio FIFO holds the data, which is read by the Audio interrupt (Chapter 10.9.1) and fed to thesample rate converter and DACs. The size of the audio FIFO is 512 stereo (2×16-bit) samples, or 2 KiB.

The sample rate converter converts all different sample rates to CLKI/512 and feeds the data to the DAC,which in order creates a stereo in-phase analog signal. This signal is then forwarded to the earphoneamplifier.

8.4 Serial Data Interface (SDI)

The serial data interface is meant for transferring compressed MP3 audio data as well as WAV data.

Also several different tests may be activated through SDI as described in Chapter 9.

Version 1.03, 2005-09-05 27


VS1011E


8.5 Serial Control Interface (SCI)

The serial control interface is compatible with the SPI bus specification. Data transfers are always 16bits. VS1011e is controlled by writing and reading the registers of the interface.

The main controls of the control interface are:

• control of the operation mode, clock, and builtin effects• access to status information and header data• access to encoded digital data• uploading user programs• feeding input data

8.6 SCI Registers

SCI registers, prefix SCIReg Type Reset Time1 Abbrev[bits] Description

0x0 rw 0 70 CLKI4 MODE Mode control0x1 rw 0x2C3 40 CLKI STATUS Status of VS1011e0x2 rw 0 2100 CLKI BASS Built-in bass/treble enhancer0x3 rw 0 80 XTALI CLOCKF Clock freq + multiplier0x4 rw 0 40 CLKI DECODETIME Decode time in seconds0x5 rw 0 3200 CLKI AUDATA Misc. audio data0x6 rw 0 80 CLKI WRAM RAM write/read0x7 rw 0 80 CLKI WRAMADDR Base address for RAM write/read0x8 r 0 - HDAT0 Stream header data 00x9 r 0 - HDAT1 Stream header data 10xA rw 0 3200 CLKI2 AIADDR Start address of application0xB rw 0 2100 CLKI VOL Volume control0xC rw 0 50 CLKI2 AICTRL0 Application control register 00xD rw 0 50 CLKI2 AICTRL1 Application control register 10xE rw 0 50 CLKI2 AICTRL2 Application control register 20xF rw 0 50 CLKI2 AICTRL3 Application control register 3

1 This is the worst-case time that DREQ stays low after writing to this register. The user may choose toskip the DREQ check for those register writes that take less than 100 clock cycles to execute.2 In addition, the cycles spent in the user application routine must be counted.3 Firmware changes the value of this register immediately to 0x28, and in less than 100 ms to 0x20.4 When mode register write specifies a software reset the worst-case time is 9600 XTALI cycles.

Note that if DREQ is low when an SCI write is done, DREQ also stays low after SCI write processing.

Version 1.03, 2005-09-05 28


VS1011E


8.6.1 SCIMODE (RW)

SCI MODE is used to control operation of VS1011e.

Bit Name Function Value Description

0 SM DIFF Differential 0 normal in-phase audio1 left channel inverted

1 SM LAYER12 Allow MPEG layers I & II 0 no1 yes

2 SM RESET Soft reset 0 no reset1 reset

3 SM OUTOFWAV Jump out of WAV decoding 0 no1 yes

4 SM SETTOZERO1 set to zero 0 right1 wrong

5 SM TESTS Allow SDI tests 0 not allowed1 allowed

6 SM STREAM Stream mode 0 no1 yes


8 SM DACT DCLK active edge 0 rising1 falling

9 SM SDIORD SDI bit order 0 MSb first1 MSb last

10 SM SDISHARE Share SPI chip select 0 no1 yes

11 SM SDINEW VS1002 native SPI modes 0 no1 yes



When SMDIFF is set, the player inverts the left channel output. For a stereo input this creates a virtualsurround, and for a mono input this effectively creates a differential left/right signal.

SM LAYER12 determines whether it is allowed to decode MPEG 1 and 2 layers I and II in addition tolayer III. If you enable Layer I and Layer II decoding, you are liable for any patent issues that mayarise. Joint licensing of MPEG 1.0 / 2.0 Layer III does not cover all patents pertaining to layers I and II.

By setting SMRESET to 1, the player is software reset. This bit clears automatically.

When the user decoding a WAV file wants to get out of the file without playing it to the end, setSM OUTOFWAV, and send zeros to VS1002e until SMOUTOFWAV is again zero. If the user doesn’twant to check SMOUTOFWAV, send 128 zeros.

If SM TESTS is set, SDI tests are allowed. For more details on SDI tests, look at Chapter 9.7.

Version 1.03, 2005-09-05 29


VS1011E


SM STREAM activates VS1011e’s stream mode. In this mode, data should be sent with as even intervalsas possible (and preferable with data blocks of less than 512 bytes), and VS1011e makes every attemptto keep its input buffer half full by changing its playback speed upto 5%. For best quality sound, theaverage speed error should be within 0.5%, the bitrate should not exceed 160 kbit/s and VBR should notbe used. For details, see VS10XX Application Note: Streaming.

SM DACT defines the active edge of data clock for SDI. If clear data is read at the rising edge, and if setdata is read at the falling edge.

When SMSDIORD is clear, bytes on SDI are sent as a default MSb first. By setting SMSDIORD, theuser may reverse the bit order for SDI, i.e. bit 0 is received first and bit 7 last. Bytes are, however, stillsent in the default order. This register bit has no effect on the SCI bus.

Setting SMSDISHARE makes SCI and SDI share the same chip select, as explained in Chapter 7.2, ifalso SMSDINEW is set.

Setting SMSDINEW will activate VS1002 native serial modes as described in Chapters 7.2.1 and 7.3.2.

8.6.2 SCISTATUS (RW)

SCI STATUS contains information on the current status of VS1011e and lets the user shutdown the chipwithout audio glitches.

Name Bits Description

SSVER 6:4 VersionSSAPDOWN2 3 Analog driver powerdownSSAPDOWN1 2 Analog internal powerdownSSAVOL 1:0 Analog volume control

SSVER is 0 for VS1001, 1 for VS1011, 2 for VS1002 and VS1011e, and 3 for vs1003.

You can use SCIMODE to distinguish between VS1002 and VS1011e. After reset VS1011e hasSM SDINEW=0, while VS1002 has SMSDINEW=1.

SSAPDOWN2 controls analog driver powerdown. Normally this bit is controlled by the system firmware.However, if the user wants to powerdown VS1011e with a minimum power-off transient, turn this bit to1, then wait for at least a few milliseconds before activating reset.

SSAPDOWN1 controls internal analog powerdown. This bit is meant to be used by the system firmwareonly.

SSAVOL is the analog volume control: 0 = -0 dB, 1 = -6 dB, 3 = -12 dB. This register is meant to beused automatically by the system firmware only.

Version 1.03, 2005-09-05 30


VS1011E


8.6.3 SCIBASS (RW)

Name Bits Description

ST AMPLITUDE 15:12 Treble Control in 1.5 dB steps (-8..7, 0 = off)ST FREQLIMIT 11:8 Lower limit frequency in 1000 Hz steps (0..15)SB AMPLITUDE 7:4 Bass Enhancement in 1 dB steps (0..15, 0 = off)SB FREQLIMIT 3:0 Lower limit frequency in 10 Hz steps (2..15)

The Bass Enhancer VSBE is a powerful bass boosting DSP algorithm, which tries to take the most outof the users earphones without causing clipping.

VSBE is activated when SBAMPLITUDE is non-zero. SBAMPLITUDE should be set to the user’spreferences, and SBFREQLIMIT to roughly 1.5 times the lowest frequency the user’s audio system canreproduce. For example setting SCIBASS to 0x00f6 will have 15 dB enhancement below 60 Hz.

Note: Because VSBE tries to avoid clipping, it gives the best bass boost with dynamical music material,or when the playback volume is not set to maximum. It also does not create bass: the source materialmust have some bass to begin with.

Treble Control VSTC is activated when STAMPLITUDE is non-zero. For example setting SCIBASSto 0x7a00 will have 10.5 dB treble enhancement at and above 10 kHz.

Bass Enhancer uses about 2.1 MIPS and Treble Control 1.2 MIPS at 44100 Hz sample rate. Both can beon simultaneously.

8.6.4 SCICLOCKF (RW)

SCI CLOCKF is used to tell if the input clock XTALI is running at something else than 24.576 MHz.XTALI is set in 2 kHz steps. Thus, the formula for calculating the correct value for this register isXTALI

2000(XTALI is in Hz). Values may be between 0..32767, although hardware limits the highest allowed speed.Also, with speeds lower than 24.576 MHz all sample rates are no longer available. For example with24 MHz clock 48 kHz is played 2.5% off-key.

Setting the MSB of SCICLOCKF to 1 activates internal clock-doubling when the sample rate is nextconfigured.

Note: SCICLOCKF must be set before beginning decoding audio data; otherwise the sample rate willnot be set correctly.

Example 1: For a 26 MHz clock the value would be260000002000 = 13000.

Example 2: For a 13 MHz external clock and using internal clock-doubling for a 26 MHz internalfrequency, the value would be0x8000 + 13000000

2000 = 39268.

Example 3: For a 24.576 MHz clock the value would be either245760002000 = 12288, or just the default

value0. For this clock frequency, SCICLOCKF doesn’t need to be set.

Version 1.03, 2005-09-05 31


VS1011E


8.6.5 SCIDECODE TIME (RW)

When decoding correct data, current decoded time is shown in this register in full seconds.

The user may change the value of this register. However, in that case the new value should be writtentwice.

SCI DECODETIME is reset at every software reset.

8.6.6 SCIAUDATA (RW)

When decoding correct data, the current sample rate and number of channels can be found in bits 15:1and 0 of SCIAUDATA, respectively. Bits 15:1 contain the sample rate divided by two, and bit 0 is 0 formono data and 1 for stereo. Writing to this register will change the sample rate on the run to the numbergiven.

Example: 44100 Hz stereo data reads as 0xAC45 (44101).Example: 11025 Hz mono data reads as 0x2B10 (11024).Example: Writing 0xAC80 sets sample rate to 44160 Hz, stereo mode does not change.

8.6.7 SCIWRAM (RW)

SCI WRAM is used to upload application programs and data to instruction and data RAMs. The startaddress must be initialized by writing to SCIWRAMADDR prior to the first write/read of SCIWRAM.As 16 bits of data can be transferred with one SCIWRAM write/read, and the instruction word is 32 bitslong, two consecutive writes/reads are needed for each instruction word. The byte order is big-endian(i.e. MSBs first). After each full-word write/read, the internal pointer is autoincremented.

8.6.8 SCIWRAMADDR (RW)

SCI WRAMADDR is used to set the program address and memory bus for following SCIWRAMwrites/reads.

SM WRAMADDR Dest. addr. Bits/ DescriptionStart. . . End Start. . . End Word

0x1380. . . 0x13FF 0x1380. . . 0x13FF 16 X data RAM0x4780. . . 0x47FF 0x0780. . . 0x07FF 16 Y data RAM0x8030. . . 0x84FF 0x0030. . . 0x04FF 32 Instruction RAM0xC000. . . 0xFFFF 0xC000. . . 0xFFFF 16 I/O

Version 1.03, 2005-09-05 32


VS1011E


8.6.9 SCIHDAT0 and SCI HDAT1 (R)

Bit Function Value ExplanationHDAT1[15:5] syncword 2047 stream validHDAT1[4:3] ID 3 ISO 11172-3 MPG 1.0

2 ISO 13818-3 MPG 2.0 (1/2-rate)1 MPG 2.5 (1/4-rate)0 MPG 2.5 (1/4-rate)

HDAT1[2:1] layer 3 I2 II1 III0 reserved

HDAT1[0] protect bit 1 No CRC0 CRC protected

HDAT0[15:12] bitrate see bitrate tableHDAT0[11:10] sample rate 3 reserved

2 32/16/ 8 kHz1 48/24/12 kHz0 44/22/11 kHz

HDAT0[9] pad bit 1 additional slot0 normal frame

HDAT0[8] private bit not definedHDAT0[7:6] mode 3 mono

2 dual channel1 joint stereo0 stereo

HDAT0[5:4] extension see ISO 11172-3HDAT0[3] copyright 1 copyrighted

0 freeHDAT0[2] original 1 original

0 copyHDAT0[1:0] emphasis 3 CCITT J.17

2 reserved1 50/15 microsec0 none

When read, SCIHDAT0 and SCIHDAT1 contain header information that is extracted from MPEGstream being currently being decoded. Right after resetting VS1011e, 0 is automatically written to bothregisters, indicating no data has been found yet.

The “sample rate” field in SCIHDAT0 is interpreted according to the following table:

“sample rate” ID=3 / Hz ID=2 / Hz ID=0,1 / Hz

3 - - -2 32000 16000 80001 48000 24000 120000 44100 22050 11025

The “bitrate” field in HDAT0 is read according to the following table:

Version 1.03, 2005-09-05 33


VS1011E


Layer I Layer II Layer III“bitrate” ID=3 ID=0,1,2 ID=3 ID=0,1,2 ID=3 ID=0,1,2

kbit/s kbit/s kbit/s

15 forbidden forbidden forbidden forbidden forbidden forbidden14 448 256 384 160 320 16013 416 224 320 144 256 14412 384 192 256 128 224 12811 352 176 224 112 192 11210 320 160 192 96 160 969 288 144 160 80 128 808 256 128 128 64 112 647 224 112 112 56 96 566 192 96 96 48 80 485 160 80 80 40 64 404 128 64 64 32 56 323 96 56 56 24 48 242 64 48 48 16 40 161 32 32 32 8 32 80 - - - - - -

When decoding a WAV file, SPIHDAT0 and SPIHDAT1 read as 0x7761 and 0x7665, respectively.

8.6.10 SCIAIADDR (RW)

SCI AIADDR indicates the start address of the application code written earlier with SCIWRAMADDRand SCIWRAM registers. If no application code is used, this register should not be initialized, or itshould be initialized to zero. For more details, see VS10XX Application Note: User Applications.

8.6.11 SCIVOL (RW)

SCI VOL is a volume control for the player hardware. For each channel, a value in the range of 0..254may be defined to set its attenuation from the maximum volume level (in 0.5 dB steps). The left channelvalue is then multiplied by 256 and the values are added. Thus, maximum volume is 0 and total silenceis 0xFEFE.

Example: for a volume of -2.0 dB for the left channel and -3.5 dB for the right channel: (4*256) + 7= 0x407. Note, that at startup volume is set to full volume. Resetting the software does not reset thevolume setting.

Note: Setting SCIVOL to 0xFFFF will activate analog powerdown mode.

8.6.12 SCIAICTRL[x] (RW)

SCI AICTRL[x] registers ( x=[0 .. 3] ) can be used to access the user’s application program.

Version 1.03, 2005-09-05 34


VS1011E

9. OPERATION

9 Operation

9.1 Clocking

VS1011e operates on a single, nominally 24.576 MHz fundamental frequency master clock. This clockcan be generated by external circuitry (connected to pin XTALI) or by the internal clock chrystal interface(pins XTALI and XTALO). Also, 12.288 MHz external clock can be internally clock-doubled to 24.576MHz. This clock is sufficient to support a high quality audio output for all codecs, sample rates andbitrates, with bass and treble enhancers.

9.2 Hardware Reset

When the XRESET -signal is driven low, VS1011e is reset and all the control registers and internal statesare set to the initial values. XRESET-signal is asynchronous to any external clock. The reset modedoubles as a full-powerdown mode, where both digital and analog parts of VS1011e are in minimumpower consumption stage, and where clocks are stopped. Also XTALO and XTALI are grounded.

After a hardware reset (or at power-up), the user should set such basic software registers as SCIVOLfor volume (and SCICLOCKF if the input clock is anything else than 24.576 MHz) before startingdecoding.

9.3 Software Reset

In some cases the decoder software has to be reset. This is done by activating bit 2 in SCIMODE register(Chapter 8.6.1). Then wait for at least 2µs, then look at DREQ. DREQ will stay down for at least 6000clock cycles, which means an approximate 250µs delay if VS1011e is run at 24.576 MHz. After DREQis up, you may continue playback as usual.

If you want to make sure VS1011e doesn’t cut the ending of low-bitrate data streams and you want to doa software reset, it is recommended to feed 2048 zeros to the SDI bus after the file and before the reset.

Version 1.03, 2005-09-05 35


VS1011E

9. OPERATION

9.4 SPI Boot

If GPIO0 is set with a pull-up resistor to 1 at boot time, VS1011e tries to boot from external SPI memory.

SPI boot redefines the following pins:

Normal Mode SPI Boot Mode

GPIO0 xCSGPIO1 CLKDREQ MOSIGPIO2 MISO

The memory has to be an SPI Bus Serial EEPROM with 16-bit addresses (i.e. at least 1 KiB). The serialspeed used by VS1011e is 490 kHz with the nominal 24.576 MHz clock. The first three bytes in thememory have to be 0x50, 0x26, 0x48. The exact record format is explained in the Application Notes forVS10XX.

If SPI boot succeeds, SCIMODE is left with value 0x0800.

9.5 Play/Decode

This is the normal operation mode of VS1011e. SDI data is decoded. Decoded samples are converted toanalog domain by the internal DAC. If no decodable data is found, SCIHDAT0 and SCIHDAT1 are setto 0 and analog outputs are muted.

When there is no input for decoding, VS1011e goes into idle mode (lower power consumption thanduring decoding) and actively monitors the serial data input for valid data.

9.6 Feeding PCM data

VS1011e can be used as a PCM decoder by sending to it a WAV file header. If the length sent in theWAV file is 0 or 0xFFFFFFF, VS1011e will stay in PCM mode indefinitely. 8-bit linear and 16-bit linearaudio is supported in mono or stereo.

9.7 SDI Tests

There are several test modes in VS1011e, which allow the user to perform memory tests, SCI bus tests,and several different sine wave tests.

All tests are started in a similar way: VS1011e is hardware reset, SMTESTS is set, and then a testcommand is sent to the SDI bus. Each test is started by sending a 4-byte special command sequence,followed by 4 zeros. The sequences are described below.

Version 1.03, 2005-09-05 36


VS1011E

9. OPERATION

9.7.1 Sine Test

Sine test is initialized with the 8-byte sequence 0x53 0xEF 0x6En 0 0 0 0, wheren defines the sine testto use.n is defined as follows:

n bitsName Bits Description

F sIdx 7:5 Sample rate indexS 4:0 Sine skip speed

F sIdx F s

0 44100 Hz1 48000 Hz2 32000 Hz3 22050 Hz4 24000 Hz5 16000 Hz6 11025 Hz7 12000 Hz

The frequency of the sine to be output can now be calculated fromF = F s × S128 .

Example: Sine test is activated with value 126, which is 0b01111110. Breakingn to its components,F sIdx = 0b011 = 1 and thusF s = 22050Hz. S = 0b11110 = 30, and thus the final sine frequencyF = 22050Hz × 30

128 ≈ 5168Hz.

To exit the sine test, send the sequence 0x45 0x78 0x69 0x74 0 0 0 0.

Note: Sine test signals go through the digital volume control, so it is possible to test channels separately.

9.7.2 Pin Test

Pin test is activated with the 8-byte sequence 0x50 0xED 0x6E 0x54 0 0 0 0. This test is meant for chipproduction testing only.

9.7.3 Memory Test

Memory test mode is initialized with the 8-byte sequence 0x4D 0xEA 0x6D 0x54 0 0 0 0. After thissequence, wait for 200000 clock cycles. The result can be read from the SCI register SCIHDAT0, and’one’ bits are interpreted as follows:

Version 1.03, 2005-09-05 37


VS1011E

9. OPERATION

Bit(s) Mask Meaning

15 0x8000 Test finished14:7 Unused6 0x0040 Mux test succeeded5 0x0020 Good I RAM4 0x0010 Good Y RAM3 0x0008 Good X RAM2 0x0004 Good I ROM1 0x0002 Good Y ROM0 0x0001 Good X ROM

0x807f All ok

Memory tests overwrite the current contents of the RAM memories.

9.7.4 SCI Test

Sci test is initialized with the 8-byte sequence 0x53 0x70 0xEEn 0 0 0 0, wheren − 48 is the registernumber to test. The content of the given register is read and copied to SCIHDAT0. If the register to betested is HDAT0, the result is copied to SCIHDAT1.

Example: ifn is 48, contents of SCI register 0 (SCIMODE) is copied to SCIHDAT0.

Version 1.03, 2005-09-05 38


VS1011E

10. VS1011E REGISTERS

10 VS1011e Registers

10.1 Who Needs to Read This Chapter

User software is required when a user wishes to add some own functionality like DSP effects to VS1011e.

However, most users of VS1011e don’t need to worry about writing their own code, or about this chapter,including those who only download software plug-ins from VLSI Solution’s Web site.

10.2 The Processor Core

VS DSP is a 16/32-bit DSP processor core that also had extensive all-purpose processor features. VLSISolution’s free VSKIT Software Package contains all the tools and documentation needed to write, sim-ulate and debug Assembly Language or Extended ANSI C programs for the VSDSP processor core.VLSI Solution also offers a full Integrated Development Environment VSIDE for full debug capabilities.

10.3 VS1011e Memory Map

VS1011e’s Memory Map is shown in Figure 14.

10.4 SCI Registers

SCI registers described in Chapter 8.6 can be found here between 0xC000..0xC00F. In addition to theseregisters, there is one in address 0xC010, called SPICHANGE.

SPI registers, prefix SPIReg Type Reset Abbrev[bits] Description

0xC010 r 0 CHANGE[5:0] Last SCI access address.

SPI CHANGE bitsName Bits Description

SPI CH WRITE 4 1 if last access was a write cycle.SPI CH ADDR 3:0 SPI address of last access.

Version 1.03, 2005-09-05 39


VS1011E


00000000Stack Stack

Instruction (32−bit) Y (16−bit)X (16−bit)

System Vectors

UserSpace

Y DATA ROM

X DATA ROM

4000

6000

4000

6000

7000 7000

Instruction ROM

Hardware Register Space

C000

C100 C100

C000

00980098

1380UserSpace1400

1380

1400

18001800

UserInstruction RAM X DATA

RAMY DATA RAM

0C00

0800

0780 0780

0800

0C00

0030 0030

0500 0500

Figure 14: User’s Memory Map.

10.5 Serial Data Registers

SDI registers, prefix SERReg Type Reset Abbrev[bits] Description

0xC011 r 0 DATA Last received 2 bytes, big-endian.0xC012 w 0 DREQ[0] DREQ pin control.

Version 1.03, 2005-09-05 40


VS1011E


10.6 DAC Registers

DAC registers, prefix DACReg Type Reset Abbrev[bits] Description

0xC013 rw 0 FCTLL DAC frequency control, 16 LSbs.0xC014 rw 0 FCTLH[4:0] Clock doubler + DAC frequency control MSbs.0xC015 rw 0 LEFT DAC left channel PCM value.0xC016 rw 0 RIGHT DAC right channel PCM value.

Every fourth clock cycle an internal 26-bit counter is added to by (DACFCTLH & 15) × 65536 +DAC FCTLL. Whenever this counter overflows, values from DACLEFT and DACRIGHT are read anda DAC interrupt is generated.

If DAC FCTL[4] is 1, the internal clock doubler is activated.

10.7 GPIO Registers

GPIO registers, prefix GPIOReg Type Reset Abbrev[bits] Description

0xC017 rw 0 DDR[3:0] Direction.0xC018 r 0 IDATA[3:0] Values read from the pins.0xC019 rw 0 ODATA[3:0] Values set to the pins.

GPIO DIR is used to set the direction of the GPIO pins. 1 means output. GPIOODATA remembers itsvalues even if a GPIODIR bit is set to input.

GPIO registers don’t generate interrupts.

Version 1.03, 2005-09-05 41


VS1011E


10.8 Interrupt Registers

Interrupt registers, prefix INTReg Type Reset Abbrev[bits] Description

0xC01A rw 0 ENABLE[2:0] Interrupt enable.0xC01B w 0 GLOB DIS[-] Write to add to interrupt counter.0xC01C w 0 GLOB ENA[-] Write to subtract from interript counter.0xC01D rw 0 COUNTER[4:0] Interrupt counter.

INT ENABLE controls the interrupts. The control bits are as follows:

INT ENABLE bitsName Bits Description

INT EN SDI 2 Enable Data interrupt.INT EN SCI 1 Enable SCI interrupt.INT EN DAC 0 Enable DAC interrupt.

Note: It may take upto 6 clock cycles before changing INTENABLE has any effect.

Writing any value to INTGLOB DIS adds one to the interrupt counter INTCOUNTER and effectivelydisables all interrupts. It may take upto 6 clock cycles before writing to this register has any effect.

Writing any value to INTGLOB ENA subtracts one from the interrupt counter (unless INTCOUNTERalready was 0). If the interrupt counter becomes zero, interrupts selected with INTENABLE are re-stored. An interrupt routine should always write to this register as the last thing it does, because in-terrupts automatically add one to the interrupt counter, but subtracting it back to its initial value is theresponsibility of the user. It may take upto 6 clock cycles before writing this register has any effect.

By reading INTCOUNTER the user may check if the interrupt counter is correct or not. If the registeris not 0, interrupts are disabled.

Version 1.03, 2005-09-05 42


VS1011E


10.9 System Vector Tags

The System Vector Tags are tags that may be replaced by the user to take control over several decoderfunctions.

10.9.1 AudioInt, 0x20

Normally contains the following VSDSP assembly code:

jmpi DAC_INT_ADDRESS,(i6)+1

The user may, at will, replace the instruction with ajmpi command to gain control over the audiointerrupt.

10.9.2 SciInt, 0x21


jmpi SCI_INT_ADDRESS,(i6)+1

The user may, at will, replace the instruction with ajmpi command to gain control over the SCI interrupt.

10.9.3 DataInt, 0x22


jmpi SDI_INT_ADDRESS,(i6)+1

The user may, at will, replace the instruction with ajmpi command to gain control over the SDI interrupt.

10.9.4 UserCodec, 0x0


jrnop

If the user wants to take control away from the standard decoder, the first instruction should be replacedwith an appropriatej command to user’s own code.

Version 1.03, 2005-09-05 43


VS1011E


Unless the user is feeding MP3 data at the same time, the system activates the user program in less than1 ms. After this, the user should steal interrupt vectors from the system, and insert user programs.

10.10 System Vector Functions

The System Vector Functions are pointers to some functions that the user may call to help implementinghis own applications.

10.10.1 WriteIRam(), 0x2

VS DSP C prototype:

void WriteIRam(register i0 u int16 *addr, register a1 u int16 msW, register a0 u int16 lsW);

This is the only supported way to write to the User Instruction RAM. This is because Instruction RAMcannot be written when program control is in RAM. Thus, the actual implementation of this function isin ROM, and here is simply a tag to that routine.

10.10.2 ReadIRam(), 0x4

VS DSP C prototype:

u int32 ReadIRam(registeri0 u int16 *addr);

This is the only supported way to read from the User Instruction RAM. This is because Instruction RAMcannot be read when program control is in RAM. Thus, the actual implementation of this function is inROM, and here is simply a tag to that routine.

A1 contains the MSBs and a0 the LSBs of the result.

10.10.3 DataBytes(), 0x6

VS DSP C prototype:

u int16 DataBytes(void);

If the user has taken over the normal operation of the system by switching the pointer in UserCodecto point to his own code, he may read data from the Data Interface through this and the following twofunctions.

This function returns the number of data bytes that can be read.

Version 1.03, 2005-09-05 44


VS1011E


10.10.4 GetDataByte(), 0x8

VS DSP C prototype:

u int16 GetDataByte(void);

Reads and returns one data byte from the Data Interface. This function will wait until there is enoughdata in the input buffer.

10.10.5 GetDataWords(), 0xa

VS DSP C prototype:

void GetDataWords(registeri0 y u int16 *d, register a0 u int16 n);

Readn data byte pairs and copy them in big-endian format (first byte to MSBs) tod. This function willwait until there is enough data in the input buffer.

Version 1.03, 2005-09-05 45


VS1011E

11. VS1011 VERSION CHANGES

11 VS1011 Version Changes

This chapter describes changes between different generations of VS1011.

11.1 Changes Between VS1011b and VS1011e, 2005-07-13

• Faster decoding: all codecs, bitrates and bass + treble controls can be used at CLKI = 24 MHz.

• Register SCIBASS now also has a treble control (Chapter 8.6.3).Loudness plugin not required.

• Can play IMA ADPCM in mono and stereo (Chapter 8.2.4).

• Register space can now be written to with SCIWRAM (Chapter 8.6.7).

• Memory and register space can now be read from with SCIWRAM (Chapter 8.6.7).

• Added optional playback of MPEG 1 and 2 layers I and II. (Chapters 8.2.2, 8.2.1 and 8.6.1).

• SPI Boot added (Chapter 9.4).

• MPEG 1, 2 and 2.5 layer III decoding more robust against bit errors.

• MPEG 2.5 decoding compatibility enhanced.

• DREQ goes down during SCI operations. (Chapter 7.4).

• DREQ goes down during memory test. (Chapter 7.4).

• In VS1011e the SSVER field in SCISTATUS is 2.

11.2 Migration Checklist from VS1011b to VS1011e, 2005-07-13

• The SSVER field in SCISTATUS is 2. You can use SCISTATUS and SCIMODE to distin-guish between VS1002 and VS1011e. VS1011b has SSVER=1, SM SDINEW=0, VS1011e hasSSVER=2, SM SDINEW=0, and VS1002 has SSVER=2, SM SDINEW=1.

• Use built-in bass enhancer and treble control instead of the Loudness plugin. The loudness pluginworks, but the builtin controls are much faster.

Version 1.03, 2005-09-05 46


VS1011E

12. DOCUMENT VERSION CHANGES

12 Document Version Changes

This chapter describes the most important changes to this document.

12.1 Version 1.03 for VS1011e, 2005-09-05

• Production version, no longer preliminary

12.2 Version 1.02 for VS1011e, 2005-07-13

• New features for VS1011e added (see Chapter 11.1).

12.3 Version 1.01 for VS1011b, 2004-11-19

• Removed non-existing SCIMBPOWERDOWN bit.

• Added SOIC-28 package to Chapters 5.1.3 and 5.2.2.

12.4 Version 1.00 for VS1011b, 2004-10-22

• Fully qualified values to tables in Chapter 4.

• Reassigned BGA-49 balls for pins DVDD2, DGND2 and DGND3 in Chapter 5.2.

12.5 Version 0.71 for VS1011, 2004-07-20

• Added instructions to add 100 kΩ pull-down resistor to unused GPIOs to Chapter 5.2.

12.6 Version 0.70 for VS1011, 2004-05-13

• Removed SMJUMP.

12.7 Version 0.62 for VS1011, 2004-03-24

• Rewrote and clarified Chapter 8.2, Supported Audio Codecs.

12.8 Version 0.61 for VS1011, 2004-03-11

• Added samplerate and bitrate tables to Chapter 8.6.9.

Version 1.03, 2005-09-05 47


VS1011E

13. CONTACT INFORMATION

13 Contact Information

VLSI Solution OyHermiankatu 6-8 CFIN-33720 Tampere

FINLAND

Fax: +358-3-316 5220Phone: +358-3-316 5230

Email: [email protected]: http://www.vlsi.fi/

Note: If you have questions, first see http://www.vlsi.fi/vs1011/faq/ .

Version 1.03, 2005-09-05 48

VS1011e - MPEG AUDIO CODEC · audio output X ROM X RAM Y ROM Y RAM VSDSP 4 Serial Data/ Control...

Documents

Transcript of VS1011e - MPEG AUDIO CODEC · audio output X ROM X RAM Y ROM Y RAM VSDSP 4 Serial Data/ Control...