VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj...

22
Lesson 1 4

Transcript of VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj...

Page 1: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Lesson 1

4

Page 2: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Lesson 1 outline

Embedded system

MCU manufacturers

Microcontrollers ARM

NXP Kinetis KL25Z

Rapid prototyping

Experimental laboratory equipment

5 www.vsb.cz

Page 3: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Embedded control system

Embedded system It is purpose-specific system embedded in controlled device.

It is maximally optimized for particular application in term of performance, reliability, dimensions and cost.

Majority of electronic devices are embedded systems such as ATM, calculators, selling machines, cell phones etc.

6 www.vsb.cz

Page 4: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Executive units

Every embedded systems is a some kind of „computer“

System core is composed from one or more programmable chips.

MPU (microprocessor)

MCU (microcontroller)

FPGA (programmablegate array)

SoC (system on chip)

… and more

7 www.vsb.cz

Page 5: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Major MCU manufacturers

8 www.vsb.cz

NXP (also former Freescale products)

Renesas (NEC Electronics, MitshubishiElectric, Hitachi)

Microchip (also formerAtmel products)

ST Microelectronics

Texas Instument

… and others

Page 6: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Basic terms

MPU vs. MPU

Pipeline

ALU, FPU

RISC vs. CICS processor

Hadvard vs. Von Neumann

9 www.vsb.cz

Page 7: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

ARM Cortex-M

Group of 32 bit processor core RISC type.

Manufacturet in the present: Cortex-M0 (ARMv6-M, 3 level pipeline)

Cortex-M0+ (ARMv6-M, 2 level pipeline, optimized instruction set)

Cortex-M1 (ARMv6-M, optimized core for FPGA)

Cortex-M3 (ARMv7-M)

Cortex-M4 (ARMv7-M, possibility of FPU)

Cortex-M7 (ARMv7-M, hi-power core, 6 level pipeline)

Cortex-M23 (ARMv8-M, security instructions, 2 level pipeline)

Cortex-M33 (ARMv8-M, security instructions, 3 level pipeline)

10 www.vsb.cz

Page 8: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

ARM core summary

11 www.vsb.cz

ARM CoreCortex

M0CortexM0+

CortexM1

CortexM3

CortexM4

CortexM7

CortexM23

CortexM33

Thumb-1 instructions Most Most Most Entire Entire Entire Most Entire

Thumb-2 instructions Some Some Some Entire Entire Entire Some Entire

Multiply instructions 32-bit result32-bit result

32-bit result32-bit result64-bit result

32-bit result64-bit result

32-bit result64-bit result

32-bit result32-bit result64-bit result

Divide instructions No No No Yes Yes Yes Yes Yes

Saturated instructions

No No No Some Yes Yes No Yes

DSP instructions No No No No Yes Yes No Optional

Floating-point instructions

No No No No Optional: SPOptional: SPor SP & DP

No Optional: SP

TrustZone instructions

No No No No No No Optional Optional

Instruction pipeline 3 stages 2 stages 3 stages 3 stages 3 stages 6 stages 2 stages 3 stages

Computerarchitecture

Von NeumanVon

NeumannVon

NeumannHarvard Harvard Harvard

Von Neumann

Harvard

ARM architecture ARMv6-M ARMv6-M ARMv6-M ARMv7-M[ ARMv7E-M ARMv7E-M ARMv8-M ARMv8-M

Page 9: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

SysTick

Contains (every) ARM Cortex-M

Simple decrement 24 bit timer

Clocking by core frequency

Aimed for OS implementation

Possibility usage for general timing

Generation periodicly exception

12 www.vsb.cz

Page 10: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Programmer model

13 www.vsb.cz

Page 11: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

AHB bus

Bus (not-only) ARM Cortex-M0/M1/M3/M4: so calledAHB (AMBA Hi-perf Bus)

AHB has crossbar topology -> it is possible simultaneous communication different master to slave ports

Not all master ports has to be connected to slave ports

Arbitrary is constructed on hardaware level -> control byfixed priority or round-robin

Arbitrary is transparent in the program implementaion

14 www.vsb.cz

Page 12: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

AHB bus

15 www.vsb.cz

Page 13: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

MCU NXP Kinetis

Product line 32 bit low-power MCU on base ARM Cortex-M

http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/kinetis-cortex-m-mcus:KINETIS

16 www.vsb.cz

Page 14: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Kinetis K family

17 www.vsb.cz

Page 15: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Kinetis KL family

18 www.vsb.cz

Page 16: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

MCU KL2x

19 www.vsb.cz

Page 17: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

MCU KL25Z

20 www.vsb.cz

Page 18: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Rapid prototyping

NXP Tower system

NXP Freedom board

21 www.vsb.cz

Page 19: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

FRDM KL25Z

NXP KL25Z Kinetis KL2 MCU (MKL25Z128VLK4) Highperformance ARM® Cortex™-M0+ Core

48MHz, 16KB RAM, 128KB FLASH

2xSPI, 2xI2C, 3xUART, 6xPWM, 6xADC, TouchSensor, GPIO

FRDM-KL25Z Onboard peripherals MMA8451Q -3-axis accelerometer

PWM ControlledRGB LED

Capacitive touchsensor

EvalutionForm factor 81mm x 53mm

5V USB or4.5-9V supply

Built-in USB drag'n' drop FLASH programmer

22 www.vsb.cz

Page 20: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

EB308 – EDU Platform

23 www.vsb.cz

Page 21: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

References

http://infocenter.arm.com/help/topic/com.arm.doc.dui0662b/DUI0662B_cortex_m0p_r0p1_dgug.pdf

24 www.vsb.cz

Page 22: VRS prednasky 2016 2017 en - vsb.czpra132/vrs/ecs_lesson1.pdf · 1;3 .lqhwlv./ = 5dslg surwrw\slqj ([shulphqwdooderudwru\htxlsphqw zzz yve f] (pehgghgfrqwurov\vwhp (pehgghgv\vwhp

Thank you for your attention

25 www.vsb.cz