· Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table...

49
ASRA COLLEGE OF ENGINEERING & TECHNOLOGY STUDENT HAND BOOK Bachelor of Technology Semester- 3 rd Study Scheme- 2011 onwards DEPARMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING ASRA COLLEGE OF ENGINEERING & TECHNOLOGY BHAWANIGARH (SANGRUR) AUTHORS: Er. VikasGoyal Er. Sandeep Pal Singh DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 1

Transcript of · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table...

Page 1: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

STUDENT HAND BOOK

Bachelor of Technology

Semester- 3rd

Study Scheme- 2011 onwards

DEPARMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

BHAWANIGARH (SANGRUR)

AUTHORS:Er. VikasGoyalEr. Sandeep Pal Singh Er.Jasdeep KaurEr.Neeraj JulkaMs. Dimple Chawla

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 1

Page 2: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

STUDY SCHEME

Course Code Course Title Load Allocation Marks Distribution

Total Marks

Credits

L T P Internal External

BTAM-301 Engineering Mathematics-III 4 1 - 40 60 100 5 BTCS-305 Object Oriented Programming

using C++ 3 1 - 40 60 100 4

BTEC-301 Analog Devices & Circuits 3 1 - 40 60 100 4 BTEC-302 Digital Circuit and Logic

Design 3 1 - 40 60 100 4

BTEC-303 Network Analysis and Synthesis

3 1 - 40 60 100 4

BTEC-304 Lab Analog Devices & Circuits - - 2 30 20 50 1 BTEC-305 Lab Digital Circuit and Logic

Design - - 2 30 20 50 1

BTCS-309 Lab Object Oriented Programming

- - 4 30 20 50 2

Workshop Training *

60 40 100

TOTAL 16 5 8 350 400 750 25

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 2

Page 3: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Syllabus

Engineering Mathematics-III

BTAM301

Unit I Fourier Series: Periodic functions, Euler's formula. Even and odd functions, half range expansions, Fourier series of different wave forms.

Unit II Laplace Transforms: Laplace transforms of various standard functions, properties of Laplace transforms, inverse Laplace transforms, transform of derivatives and integrals, Laplace transform of unit step function, impulse function, periodic functions, applications to solution of ordinary linear differential equations with constant coefficients, and simultaneous differential equations.

Unit III Special Functions: Power series solution. of differential equations, Frobenius method, Legendre's equation, Legendre polynomial, Bessel's equation, Bessel functions of the first and second kind. Recurrence relations, equations reducible to Bessel's equation.

Unit IV Partial Differential Equations: Formation of partial differential equations, Linear partial differential equations, homogeneous partial differential equations with constant coefficients.

Unit V Applications of PDEs: Wave equation and Heat conduction equation in one dimension. Two dimensional Laplace equation in Cartesian Coordinates, solution by the method of separation of variables. .

Unit VI Functions of Complex Variable: Limits, continuity and derivative of the function of complex variable, Analytic function, Cauchy-Riemann equations, conjugate functions, harmonic functions; Conformal Mapping: Definition, standard transformations, translation, rotation, inversion, bilinear. Complex Integration: Line integrals in the complex plane, Cauchy's theorem, Cauchy's integral formula and derivatives of analytic function. Taylor's and Laurent's expansions (without proofs), singular points, poles, residue, Integration of function of complex variables using the method of residues.

Suggested Readings/ Books: Kreyszing, E., Advanced Engineering Mathematics, Eighth edition, John Wiley, New Delhi. Grewal, B. S., Higher Engineering Mathematics, Khanna Publishers, New Delhi. Ian N. Sneedon, Elements of Partial Differential Equations, McGraw- Hill, Singapore, 1957. Peter. V. O'Nil, Advanced Engineering Mathematics, Wadsworth Publishing Company. Taneja, H. C., Engineering Mathematics, Volume-I & Volume-II, I. K. Publisher. Babu Ram, Advance Engineering Mathematics, Pearson Education. Bindra, J. S., Applied Mathematics, Volume-III, Kataria Publications. Advanced Engineering Mathematics, O'Neil, Cengage Learning.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 3

Page 4: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 4

Page 5: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Object Oriented Programming Using C++BTCS 305

Unit I Object-Oriented Programming Concepts:

Introduction, comparision between procedural programming paradigm and object-oriented proramming paradigm, basic concepts of object-oriented programming — concepts of an object and a class, interface and implementation of a class, operations on objects, relationship among objects, abstraction, encapsulation, data hiding, inheritance, overloading, polymorphism, messaging.

Unit II Standard Input/Output: Concept of streams, hierarchy of console stream classes, input/output using overloaded operators >> and << and memberv functions of i/o stream classes, formatting output, formatting using ios class functions and flags, formatting using manipulators.

Unit III Classes and Objects: Specifying a class, creating class objects, accessing class members, access specifiers, static members, use of constkeyword, friends of a class, empty classes, nested classes, local classes, abstract classes, container classes, bit fields and classes. Unit IV Pointers and Dynamic Memory Management: Declaring and initializing pointers, accessing data through pointers, pointer arithmetic, memory allocation (static and dynamic), dynamic memory management using new and delete operators, pointer to an object, this pointer, pointer related problems - dangling/wild pointers, null pointer assignment, memory leak and allocation failures. Unit V Constructors and Destructors: Need for constructors and destructors, copy constructor, dynamic constructors, explicit constructors, destructors, constructors and destructors with static members, initializer lists.Unit VI Operator Overloading and Type Conversion: Overloading operators, rules for overloading operators, overloading of various operators, type conversion - basic type to class type, class type to basic type, class type to another class type. Unit VII Inheritance: Introduction, defining derived classes, forms of inheritance, ambiguity in multiple and multipath inheritance, virtual base class, object slicing, overriding member functions, object composition and delegation, order of execution of constructors and destructors.Unit VIII Virtual functions & Polymorphism: Concept of binding - early binding and late binding, virtual functions, pure virtual functions, abstract clasess, virtual destructors. Unit IX Exception Handling: Review of traditional error handling, basics of exception handling, exception handling mechanism, throwing mechanism, catching mechanism, rethrowing an exception, specifying exceptions. Unit X Templates and Generic Programming: Template concepts, Function templates, class templates, illustrative examples. Unit XI Files: File streams, hierarchy of file stream classes, error handling during file operations, reading/writing of files, accessing records randomly, updating files.Suggested Readings/ Books: Lafore R., Object Oriented Programming in C++, Waite Group. E. Balagurusamy, Object Oriented Programming with C++, Tata McGraw Hill. R. S. Salaria, Mastering Object-Oriented Programming with C++, Salaria Publishing House. BjarneStroustrup, The C++ Programming Language, Addison Wesley. Herbert Schildt, The Complete Reference to C++ Language, McGraw Hill-Osborne. Lippman F. B, C++ Primer, Addison Wesley.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 5

Page 6: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Analog Devices & Circuits

BTEC301

Unit I Semiconductor diode Theory of PN junction diode, Band structure of open circuited PN junction, Volt Ampere Characteristics, Temperature Dependence of PN diode, LED, LCD and Photo- diodes, Tunnel diode, Zener diode as Voltage Regulator.

Unit II Transistors, Characteristics and Biasing Transistor, Types of Transistor, Transistor current components, Transistor as an Amplifier, Transistor characteristics in CB, CE and CC modes. Operating point, bias stability, various biasing circuits, stabilization against Ico, VBE and beta, Construction, Characteristics & applications of Junction Field Effect Transistor (JFET), UJT and MOSFET.

Unit III Large Signal Amplifiers: Class A direct coupled with resistive load, Transformer coupled with resistive load, harmonic distortion, variation of output power with load, Push-Pull Amplifiers, operation of class- B push-pull amplifier, crossover distortion, transistor phase inverter, complementary- symmetry amplifier.

Unit IV Feedback Amplifiers and Oscillator: Feedback Concept, Effect of negative feedback on gain, bandwidth, stability, distortion and frequency Response, Sinusoidal Oscillators, Sinusoidal oscillators; criterion for oscillation, Different types of oscillators: RC Phase Shift, Wein Bridge, Hartley, Colpitts and Crystal Oscillators. Derivation of expression for frequency and amplitude of these oscillators.

Unit V Low & High Frequency Transistor Model: Transistor Hybrid Model, h parameter equivalent circuit of transistor, Analysis of transistor amplifier using h-parameters in CB, CE and CC configuration, The high frequency T model, hybrid pi CE transistor model, hybrid pi conductance in terms of low frequency h parameters.

Suggested Readings/ Books: Electronic Devices & Circuits by Millman- Halkias, Tata Mcgraw Hill Electronic Devices & Circuits Theory by Boylested, Pearson Education. Electronic Fundamentals & Application, by J.D. Ryder, PHI. Electronic Devices, by Floyd, Pearson Education. Electronics Devices & Circuits by J.B.Gupta, Katson.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 6

Page 7: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Digital Circuit and Logic DesignBTEC302

Unit I Number System and Binary Code: Introduction, Binary, Octal and Hexadecimal Number System (Conversion, Addition & Subtractions). Signed and unsigned numbers, Binary Subtractions using 1's and 2's compliment, ASCII code, Excess 3 code, Grey code, BCD code and BCD additions.

Unit II Minimization of logic function: OR, AND,NOT,NOR,NAND,EX-OR, EX-NOR, Basic theorem of Boolean Algebra, Sum of Products and Product of Sums, canonical form, Minimization using K-map and Q-M method.

Unit III Combinational Circuits: Introduction, Combinational circuit design, Encoders, decoders, Adders, Sub tractors and Code converters. Parity checker, seven segment display, Magnitude comparators. Multiplexers, De-multiplexer, Implementation of Combinational circuit using MUX.

Unit IV Sequential Circuits: Introduction, flip flops, Clocked flip flops, SR, JK, D, T and edge triggered flip- flops. Excitation tables of Flip flops. Shift Registers, Type of Shift Registers, Counter, Counter types, counter design with state equation and state diagrams.

Unit V D/A and A/D Converters: Introduction, Weighted register D/A converter, binary ladder D/A converter, steady state accuracy test, D/A accuracy and resolution, parallel A/D converter, Counter type A/D converter Successive approximation A/D converter. Single and dual slope A/D converter, A/D accuracy and resolution.

Unit VI Semiconductor Memories: Introduction, Memory organisation, Classification and characteristics of memories, Sequential memories, ROMs, R/W memories. Content addressable memories.PLA and PAL.

Unit VII Logic Families: RTL, DCTL, DTL, TTL, ECL, CMOS and its various types, Comparison of logic families

. Suggested Readings / Books: Morris Mano, Digital Design, Prentice Hall of India Pvt. Ltd Donald P.Leach and Albert Paul Malvino, Digital Principles and Applications, 5 ed., Tata McGraw Hill Publishing Company Limited, New Delhi, 2003. R.P.Jain, Modern Digital Electronics, 3 ed., Tata McGraw–Hill publishing Company limited, New Delhi, 2003. Thomas L. Floyd, Digital Fundamentals, Pearson Education, Inc, New Delhi, 2003 Ronald J. Tocci, Neal S. Widmer, Gregory L. Moss, Digital System -Principles and Applications, Pearson Education. Srivastava/Srivastava/Srivastava, Digital Design: HDL Based Approach, Cengage Learning. Roth, Fundamentals of Logic Design, Cengage Learning

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 7

Page 8: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Network Analysis and SynthesisBTEC303

Unit I Circuit Concepts: Independent and dependent sources, Signals and wave forms: Periodic and singularity voltages, step, ramp, impulse, doublet, loop currents and loop equations, node voltage and node equations, Network Theorems: Superposition, Thevenin's, Norton's, Maximum Power Transfer, and Reciprocity.

Unit II Time and Frequency Domain Analysis: Representation of basic circuits in terms of generalized frequency and their response, Laplace transform of shifted functions, transient and steady response, Time domain behaviors from poles and zeros, Convolution Theorem.

Unit III Network Synthesis: Network functions, Impedance and admittance function, Transfer functions, Relationship between transfer and impulse response, poles and zeros and restrictions, Network function for two terminal pair network, Sinusoidal network in terms of poles and zeros, Real liability condition for impedance synthesis of RL and RC circuits, Network synthesis techniques for 2-terminal network, Foster and Cauer forms

Unit IV: Classification of filters, characteristics impedance and propagation constant of pure reactive network, Ladder network, T-section, π-section, terminating half section, Pass bands and stop bands, Design of constant-K, m-derived filters, Composite filters.

Suggested Readings/ Books: Bird John, Electrical Circuit Theory and Technology, 2nd Ed., Newnes. Chakraborty, Abhijit, Circuit Theory, 2nd Edition, DhanpatRai, 2001. Chaudhury D. Roy, Networks and Synthesis, New Age International. Edminister J.A., Electric Circuits, 4th Edition, Tata McGraw Hill, 2002. Iyer T.S.K.V., Circuit Theory, Tata McGraw Hill, 2006. Mohan, Sudhakar Sham, Circuits and Networks Analysis and Synthesis, 2nd Edition, Tata McGraw Hill, 2005. Van Valkenberg, M.E., Network Analysis and Synthesis, PHI learning, 2009.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 8

Page 9: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Lab Analog Devices & CircuitsBTEC304

1. Study of Zener regulator as voltage regulator2. Study of Half wave, full wave & Bridge rectifiers3. To plot the input and output characteristics of CE configuration.4. To study the characteristics of a Class- A amplifier. 5. To study the characteristics of Class- B amplifier.6. To study the characteristics of Class- B push-pull amplifier.7. To study the characteristics of complementary symmetry amplifier. 8. To study the response of RC phase shift oscillator and determine frequency of oscillation9. To study the response of Hartley oscillator and determine frequency of oscillation. 10. To study the response of Colpitt’s oscillator and determine frequency of oscillation. 11. To study the response of Wien Bridge oscillator and determine frequency of oscillation

Lab Digital Circuit and Logic DesignBTEC-305

1. Study of Logic Gates: Truth-table verification of OR, AND, NOT, XOR, NAND and NOR gates; Realization of OR, AND, NOT and XOR functions using universal gates

2. Realization Half Adder / Full Adder using Logic gates. 3. Realization Half Subtractor / Full Subtractor using Logic gates 4. Design 4-Bit Binary-to-Gray & Gray-to-Binary Code Converter.5. Design 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification

and realization of Half adder and Full adder using MUX.6. Demultiplexer: Truth-table verification and realization of Halfsubtractor and Full subtractor

using DEMUX. 7. Flip Flops: Truth-table verification of RS, JK , D, JK Master Slave Flip Flops.8. Design MOD-7 Synchronous up-counter using JK/RS/D Flip Flops.9. Shift Register: Study of shift right, SIPO, SISO, PIPO, PISO & Shift left operations using

IC7495 chip.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 9

Page 10: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Object Oriented Programming Using C++ Lab

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 10

Page 11: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

BTCS 309 1. [Classes and Objects] Write a program that uses a class where the member functions are defined inside a class. 2. [Classes and Objects] Write a program that uses a class where the member functions are defined outside a class. 3. [Classes and Objects] Write a program to demonstrate the use of static data members. 4. [Classes and Objects] Write a program to demonstrate the use of const data members. 5. [Constructors and Destructors] Write a program to demonstrate the use of zero argument and parameterized constructors. 6. [Constructors and Destructors] Write a program to demonstrate the use of dynamic constructor. 7. [Constructors and Destructors] Write a program to demonstrate the use of explicit constructor. 8. [Initializer Lists] Write a program to demonstrate the use of initializer list. 9. [Operator Overloading] Write a program to demonstrate the overloading of increment and decrement operators. 10. [Operator Overloading] Write a program to demonstrate the overloading of binary arithmetic operators. 11. [Operator Overloading] Write a program to demonstrate the overloading of memory management operators. 12. [Typecasting] Write a program to demonstrate the typecasting of basic type to class type. 13. [Typecasting] Write a program to demonstrate the typecasting of class type to basic type. 14. [Typecasting] Write a program to demonstrate the typecasting of class type to class type. 15. [Inheritance] Write a program to demonstrate the multilevel inheritance. 16. [Inheritance] Write a program to demonstrate the multiple inheritance. 17. [Inheritance] Write a program to demonstrate the virtual derivation of a class. 18. [Polymorphism] Write a program to demonstrate the runtime polymorphism. 19. [Exception Handling] Write a program to demonstrate the exception handling. 20. [Templates and Generic Programming] Write a program to demonstrate the use of function template.

21. [Templates and Generic Programming] Write a program to demonstrate the use of class template. 13

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 11

Page 12: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

22. [File Handling] Write a program to copy the contents of a file to another file byte by byte. The name of the source file and destination file should be taken as command-line arguments, 23. [File Handling] Write a program to demonstrate the reading and writing of mixed type of data.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 12

Page 13: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 13

Page 14: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

BTCS-403 Computer Networks Internal Marks: 40 L T P

External Marks: 60 3 1 0 Total Marks: 100

Unit-I Introduction Introduction, Network Topologies, Wired Vs wireless Networks, LAN, MAN, WAN, Internet, Intranet & Extranet, Connection-Oriented and Connectionless Services, Need of Protocols, TCP/IP reference Model, comparison of OSI & TCP/IP. Bridges, Hubs and Switches, Virtual LANs Unit-II Network Protocols ALOHA, Carrier Sense Multiple Access Protocols, ARP, RARP, Framing, One-Bit Sliding Window Protocol, Protocol Using Go Back N, Protocol Using Selective Repeat, High-Level Data Link Control (HDLC) Unit-III Congestion Control in Data Networks Congestion Prevention Policies, Congestion Control in Virtual-Circuit Subnets, Congestion Control in Datagram Subnets, Effects of Congestion, Load Shedding, Jitter Control, Congestion Control in Packet-Switching Networks Unit-IV Routing Algorithms The Optimality Principle, Shortest Path Routing, Flooding, Distance Vector Routing, Link State Routing, Hierarchical Routing, Broadcast Routing, Multicast Routing, Routing for Mobile Hosts, Routing in Ad Hoc Networks, Node Lookup in Peer-to-Peer Networks Unit-V Internetwork Protocols Internet Protocol & IP Addresses, Principles of Internetworking, Internet Protocol Operation, IPv6, Virtual Private Networks and IP Security Reference Books: 1. William Stallings ―Computer Networking with Internet Protocols And Technology‖, Pearson Education.

2. Andrew S. Tanenbaum ―Computer Networks‖, PHI

3. Keneth C. Mansfield, Jr. James L. Antonakos ―An Introduction to Computer Networking‖, PHI.

4. Behrouz A. Forouzan ―Data Communications and Networking‖, McGraw Hill

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 14

Page 15: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

BTEC-701 Embedded Systems

Internal Marks: 40 L T P External Marks: 60 3 1 0 Total Marks: 100

Unit-I: Arm Processor Architecture Architecture, Registers, Interrupts & Vector Table, I/O Ports, ARM Processor family, JTAG, I2C bus Unit-II: Arm Programming Instructions Instruction Set: Data processing instructions, Addressing modes, Load Store Instructions, PSR (Program Status Register) Instructions, Conditional Instructions, Interrupt Instructions Unit-III: C Programming Integrated Development Environment (IDE) for C/C++ Programming, C/C++ Programs using Function Calls, Pointers, Structures, Integers & Floating Point Arithmetic, Assembly Code using Instruction Scheduling, Register Allocation, Conditional Execution & Loops Unit-IV: Interfacing Peripherals Interfacing: ADC & DAC, Sensors, Memory, LCD Display, Stepper Motor, DC Motor, SD-MMC Card, Biometric & RFID, ZIGBEE, GSM Interfaces, Debugging Tools References Books: 1. Andrew N. Sloss, Dominic Symes, Chris Wright, John Rayfield, ―ARM System Developer’s Guide Designing and Optimizing System Software‖, Elsevier 2008.

2. Brooks, Cole, ―Embedded Microcontroller Systems, Real Time Interfacing‖, Thomson Learning 1999

3. Steve Furber, ―ARM system on Chip Architecture‖, Addision Wesley

4. Trevor Martin, ―The Insider's Guide to The Philips ARM7 - Based Microcontrollers, An Engineer's Introduction To The LPC2100 Series‖ Hitex Ltd.

5. ARM Architecture Reference Manual

6. Website www.arm.com

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 15

Page 16: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

BTEC-702 Optical Communication

Internal Marks: 40 L T P External Marks: 60 3 1 0 Total Marks: 100

Unit-I Introduction Need of Fiber Optic Communications, Evolution of Light wave Systems, Basic Concepts; Analog & Digital Signals, Channel Multiplexing, Modulation Formats, Optical Communication Systems, Light wave System Components; Optical Fibers as a Communication Channel, Optical Transmitters, Optical Receivers. Unit-II Optical Fibers Geometrical-Optics Description; Step-Index Fibers, Graded Index Fibers, Wave Propagation; Maxwell’s Equations, Fiber Modes, Single-Mode-Fibers, Dispersion in Single-Mode Fibers; Group Velocity Dispersion, Material Dispersion, Wave guide Dispersion, Higher-order Dispersion, Polarization-Mode Dispersion, Dispersion-Induced Limitations; Basic Propagation Equation, Chirped Gaussian Pulses, Limitations on the Bit Rate, Fiber Bandwidth , Fiber Losses; Attenuation Coefficient, Material Absorption, Rayleigh Scattering, wave guide Imperfections, Nonlinear Optical effects; Stimulated Light Scattering, Nonlinear Phase Modulation, Four Wave Mixing, Fiber Manufacturing; Design Issues, Fabrication Methods, Cables and Connectors Unit-III Optical Transmitters Basic Concepts; Emission and Absorption Rates, p-n Junctions, Non radiative Recombination, Semi conductor Materials, Light Emitting Diodes; Power-current Characteristics, LED spectrum, Modulation Response, LED Structures, Semi Conductor Lasers; DFB Lasers, Coupled Cavity semiconductor Lasers, Tunable Semiconductor Lasers, Vertical Cavity Semiconductor Lasers, Laser Characteristics, Small & Large Signal Modulation, Spectral Line width, Source Fiber Coupling. Unit-IV Optical Receivers Basic concepts, p-n Photo Diodes, p-i-n Photo Diodes, Avalanche Photo Diode, MSM Photo detector, Receiver Design, Receiver Noise; Noise mechanism, Receiver sensitivity; Bit error rate, Minimum Receiver Power, Sensitivity Degradation, Receiver Performance. Unit-V Light Wave Systems System Architecture, Loss limited Light wave systems, Dispersion limited Light wave systems, Power Budget, Long Haul systems, Sources of Power Penalty; Model Noise, Dispersive Pulse Broadening, Mode Partition Noise, Frequency Chirping, Reflection Feedback Noise Unit-VI Multi channel Systems WDM Light wave systems, Optical TDM Systems, Subscriber Multiplexing, Code Division Multiplexing.Reference Books: 1. Senior J. Optical Fiber Communications, Principles & Practice, PHI. 2. Keiser G., Optical Fiber Communication Mcgraw-hill. 3. Govind P. Agrawal, Fiber Optics Communication Systems John Wiley & Sons (Asia) Pvt. Ltd. 4. Djafar K. Mynbeav, ―Fiber-Optics Communications Technology‖ Pearson.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 16

Page 17: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

BTEC 913 Human Resource Management

Internal Marks: 40 L T P External Marks: 60 3 1 0 Total Marks: 100

Unit-I Introduction to Human Resource Definition, Role and Functions of Human Resource Management, Concept and Significance of HR, Changing role of HR managers, HR functions and Global Environment, role of a HR Manager. Unit-II Human Resources Planning Need and Process for Human Resource Planning, Methods of Recruitment, Planning Process, Planning at different levels, Recruitment and selection processes, Sources of Recruitment, Restructuring strategies, Placement and Induction, Retention of Employees, , Employment Exchanges (Compulsory Notification of vacancies). Unit-III Training and Development Principles of Training, Employee Development, Need for skill up gradation, Assessment of training needs, Retraining and Redeployment methods and techniques of training employees and executives, performance appraisal systems Career Development & Planning. Unit-IV Job analysis, Design and Satisfaction Job Analysis: Job Description & Job Description, Job Specification, Job satisfaction and its importance; Motivation, Factors affecting motivation, introduction to Motivation Theory; Workers ' Participation, Quality of work life. Unit-V Industrial Relations Factors influencing industrial relations, State Interventions and Legal Framework, Role of Trade unions, Collective Bargaining, Worker’s participation in management.Reference Books: 1. T.N.Chhabra- Human Resource Management (DhanpatRai& Co.).

2. Gary Dessler, Human Resource Management (8th ed.), Pearson Education, Delhi

3. BiswajeetPatanayak, Human Resource Management, PHI, New Delhi

4. A Minappa and M. S. Saiyada - Personnel Management (Tata Mc. Graw-Hill)

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 17

Page 18: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

BTEC 919 Mobile Computing

Internal Marks: 40 L T P External Marks: 60 3 1 0 Total Marks: 100

Unit-I Introduction Introduction, issues in mobile computing, overview of wireless telephony: cellular concept, GSM: air-interface, channel structure, location management: HLR-VLR, hierarchical, handoffs, channel allocation in cellular systems Unit II Mobile Network & Transport Layer Mobile IP Goals, assumptions, entities and terminology, IP packet delivery, agent advertisement and discovery, registration, tunneling and encapsulation, Dynamic Host Configuration Protocol (DHCP), Traditional TCP, Indirect TCP, Snooping TCP, Mobile TCP, Fast retransmit/fast recovery, Transmission /time-out freezing, Selective retransmission, Transaction oriented TCP. Unit III Wireless Networking Wireless LAN Overview: MAC issues, IEEE 802.11, Blue Tooth, Wireless multiple access protocols, TCP over wireless, Wireless applications, data broadcasting, Mobile IP, WAP: Architecture, protocol stack, application environment, applications. Unit III Mobile Ad hoc Networks Mobile Agents computing, security and fault tolerance, transaction processing in mobile computing environment, Mobile Ad hoc Networks (MANETs): Overview, Properties of a MANET, spectrum of MANET applications, routing and various routing algorithms, security in MANETs. Reference Books: 1. J. Schiller, Mobile Communications, Addison-Wesley, second edition, 2004.

2. Raj Pandya, Mobile & Personal Communication Systems and Service, PHI.

3. Asoke k Talukder ,Roopa R Yavagal, Mobile Computing , Technology, Application & Service Creation. Tata McGraw Hill

4. Stojmenovic and Cacute, ―Handbook of Wireless Networks and Mobile Computing‖, Wiley, 2002.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 18

Page 19: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

BTEC-703 Lab Wireless and Optical Systems & Networks

Internal Marks: 30 L T P External Marks: 20 0 0 2 Total Marks: 50

List of Experiments

1. Study and measurement of attenuation and loss in optical fiber.

2. Study and measurement of bending loss in optical fiber.

3. Study and measurement of numerical aperture of optical fiber.

4. Measurement of optical power using optical power meter.

5. To Study the transmission of TDM signal through optical fiber.

6. To determine the bit rate of the optical fiber link.

7. Study of various multiplexing techniques.

8. To determine the BER of wireless system using M-ARY (BPSK,QPSK,8PSK,16PSK) technique.

9. To determine the BER of wireless system using QAM technique

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 19

Page 20: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

BTEC-704 Embedded Systems Lab

Internal Marks: 30 L T P External Marks: 20 0 0 2 Total Marks: 50

List of Experiments

1. Study of ARM7 & ARM9 Bit Processor Architecture and Pin Diagram.

2. Study of Interrupt structure in ARM Processors

3. Write ARM Processor program to Flash LED

4. Interfacing of an LCD Display

5. Write a program to interface an ADC

6. Write a program to generate a Ramp waveform using DAC interface

7. Write a program to control a Stepper Motor

8. Write a program to control the speed of DC motor

9. Interface relays and write a program to control them

10. Interface ZIGBEE with ARM to control more external devices

11. Interfacing of Biometric information recorder

12. Interfacing RFID module with ARM Microcontroller

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 20

Page 21: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Subject:-Computer Networks

ASSIGNMENT 1

Q:1 Define Different Network Topologies And Which Is Better ?

Q:2 Define Internet, Intranet & Extranet,?

Q:3 Difference Between Wired Vs Wireless Networks,?

Q:4 Explain In Detail LAN, MAN, WAN ?

Q;5 Explain Connection-Oriented And Connectionless Services?

Q:6 What Is Difference Between Hub And Switch, Which Is Better?

ASSIGNMENT 2

Q:1 Define Protocol ?

Q:2 Define Aloha In Detail?

Q:3 Explain Sliding Window Protocol?

Q:4 Carrier Sense Multiple Access Protocols

Q:5 Explain And Difference Between ARP &RARP ?

ASSIGNMENT 3

Q:1 What you mean by congestion?

Q:2 explain different congestion polices?

Q:3 explain how to load shielding?

Q:4 explain how to control the congestion in packet switching ?

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 21

Page 22: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

ASSIGNMENT 4

Q:1 What you mean by routing ?

Q:2 Explain optimality principals ?

Q;3 Explain in detail distance vector routing??

Q:4 Explain in detail link state routing ?

Q:5 Explain how routing works in adhoc networks?

ASSIGNMENT 5

Q:1 what do you mean by IP ?

Q;2 explain different classes of IP ?

Q;3 what are different principals of internetworking, explain in detail ?

Q:4 what the difference between IPv4 & IPV6 ?

Q:5 Write a short note on internet security

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 22

Page 23: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Subject:-Computer Networks

TUTORIAL SHEET NO.-1

Q.1. Define Protocol architecture.

Q.2. What is a Protocol?

Q.3. What do you mean by standards?

Q.4. Name any four standards creation committees.

Q.5. Discuss simple protocol architecture?

Q.6 What is the main communication agents’

Q.7. Explain the Three layer model briefly.

Q.8. Define service access points?

Q.9. What is interface data unit (IDU)?

Q.10. Define service data unit (SDU).

Q. 11. Name two types of guided and unguided media.

Q. 12. What is the form of the signal in twisted pair cable and co-axial cable? How does this

differ from the signal in fiber-optic cable?

Q. 13. What is the connector used for twisted pair cable?

Q. 14. What do you understand by wireless transmission?

Q. 15. What are three ways for wireless data to be propagated?

TUTORIAL SHEET NO.-2

Q1. Define IC! (Interface control Unit).

Q2. What is PDU (Protocol Data Unit) ?

Q3. What are the Merits and demerits of Os! Reference model?

Q4. Write a short note on LAN.

Q5. Write a short note on WANs.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 23

Page 24: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Q6. Define Internet?

Q7. Write a short note on intranet.

Q8. What is Extranet?

Q9. Name any five standard creation committees

Q10. Describe connection-oriented and connectionless services.

Q. 11. What is the purpose of cladding in an optical fiber?

Q. 12. What is the connector used to connect devices through co-axial cable?

Q. 13. Define Shannon capacity and what is it a functions of it?

Q. 14. What is the NYQUIST Bandwidth?

Q. 15. Give the mathematical representation for the theoretical maximum capacity of a channel.

TUTORIAL SHEET NO.-3

 Q1. Discuss the communication systems.

 Q.2 Explain the OSI Reference model.

 Q.3 Write down the Basic principles of OSI model.

 Q.4What is Sliding Window Protocol?

Q.5What are the various networking devices?

 Q.6 Explain TCP/IP Protocol.

Q.7 Write a short note on Ethernet.

Q.8Define multiplexing.

Q.9 State the importance of multiplexing.

Q.10What are the types of multiplexing

Q.11. Difference between error control and flow control.

Q.12. Write a short note on twisted pair and what are the various standards for twisted pair cable?

Q.13. What are various connectors used in

Q.14. What is difference between twisted pair, co-axial cable and fiber optics?

Q.15. What is Radio wave transmission system?

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 24

Page 25: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Subject:- Embedded Systems

ASSIGNMENT 1

Q1) Write a short note on the following

a) I2C bus b) Registers c) Interrupts & Vector Table

Q2) Describe the following in brief

a) I/O Ports b) ARM Processor family c) JTAG

Q3) Explain the Architecture of ARM Processor in detail

ASSIGNMENT 2

Q1) Explain the Data processing instructions in detail

Q2) Briefly explain the different addressing modes.

Q3) Define PSR (Program Status Register) and its Instructions

Q4) Conditional Instructions and Interrupt Instructions

ASSIGNMENT 3

Q1) Draw and explain the interfacing of ADC and DAC

Q2) Draw and explain the interfacing of Sensors.

Q3) Draw and explain the interfacing of Memory.

Q4) Draw and explain the interfacing of LCD Display.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 25

Page 26: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

ASSIGNMENT 4

Q1) Draw and explain the interfacing of Stepper Motor.

Q2) Draw and explain the interfacing of DC Motor

Q3) Draw and explain the interfacing of SD-MMC Card.

Q4) Draw and explain the interfacing of Biometric card.

ASSIGNMENT 5

Q1) Draw and explain the interfacing of RFID.

Q2) Draw and explain the interfacing of ZIGBEE

Q3) Draw and explain the interfacing of GSM Interfaces

Q4) Describe the term Debugging Tools

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 26

Page 27: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Subject:- Embedded Systems

TUTORIAL SHEET NO.-1Q1) Write a short note on the following

b) Integrated Development Environment (IDE) c) Registers d) Interrupts & Vector Table

Q2) Describe the following in brief

b) I/O Portsc) ARM Processor familyd) C Programs using Function Calls

Q3) Explain the Architecture of ARM Processor in detail

Q4) Draw and explain the interfacing of Stepper Motor.

Q5) Describe the Assembly Code using Instruction Scheduling.

TUTORIAL SHEET NO.-2Q1) Explain the Data processing instructions in detail

Q2) Briefly explain the Pointers, Structures.

Q3) Define PSR (Program Status Register) and its Instructions

Q4) Conditional Instructions and Interrupt Instructions

Q5) Draw and explain the interfacing of SD-MMC Card.

Q6) Draw and explain the interfacing of Biometric card.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 27

Page 28: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

TUTORIAL SHEET NO.-3Q1) Draw and explain the interfacing of ADC and DAC

Q2) Draw and explain the interfacing of Sensors.

Q3) Explain the Integers & Floating Point Arithmetic.

Q4) Draw and explain the interfacing of LCD Display.

Q5) Draw and explain the interfacing of GSM Interfaces

Q6) Desrcibe the term Debugging Tools

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 28

Page 29: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Subject:- Optical Communication

ASSIGNMENT 1

Q)1What is Optical Communications system? Explain in detail.

Q)2.What is analog and digital signal.

Q)3.Explain channel multiplexing in detail.

Q)4 Write a note on

a. Optical Transmitter

b. Optical Receiver

ASSIGNMENT 2

Q)1Explain in detail Step-Index Fibers&Graded Index fiber

Q)2 Explain Rayleigh Scattering & simulated light scattering

Q)3 Explain various type of modes in fiber .Explain the single mode fiber.

Q)4 Write a note on

a). Group Velocity Dispersion b). Material Dispersion

Q)5 Explain Fiber Losses in detail.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 29

Page 30: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

ASSIGNMENT 3

Q)1 Explain spontaneous emission and stimulated emission

Q)2 What do you mean by optical splicing briefly describe the different type of optical splicing used in OFC

Q)3 Briefly explain the various design issues involved in optical fiber manufacturing.

Q)4Determine the phenomenon of modal noise in optical fiber& suggest how it may be avoided

ASSIGNMENT 4

Q)1Explain Avalanche photo diode in detail.

Q)2Explain WDM in detail.

Q)3Explain the basic principle of MSM photo detector.

Q)4Explain analog optical receiver with mathematical expression.

Q)5 Describe thermal noise mechanism in optical receiver.

ASSIGNMENT 5

Q)1Explain the principle and construction of APD with neat sketch

Q)2 Explain optical TDM system in detail.

Q)3 Explain dispersive pulse broadening.

Q)4Write a note on

Mode partition noise Frequency chirping Reflection noise

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 30

Page 31: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Subject:- Optical Communication

TUTORIAL SHEET NO.-1

Q)1What is the need of Optical Fiber Communication

Q)2Draw and explain block diagram of optical communication system.

Q)3What are the advantages of optical fiber communication?

Q)4What is the structure of an optical fiber?

Q)5How does light propagate along a fiber?

Q)6Of what materials are fibers made? how works Optical Fibers as a Communication

Q)7List some applications where optical fibers may be useful.

Q)8Describe the history of optical fiber communication.

TUTORIAL SHEET NO.-2Q)1What is Light Wave System?

Q)2Light wave System Components

Q)3What is Channel Multiplexing

Q)4What is Modulation Formats

Q)5Basic Concepts of Analog & Digital Signals

Q)6What is Optical Transmitters,

Q)7What is Optical Receivers

Q)8What is core?

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 31

Page 32: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

TUTORIAL SHEET NO.-3Q)1What is cladding?

Q)2What is step index fiber?

Q)3What is graded index fiber?

Q)4What is critical angle?

Q)5meant by numerical aperture?

Q)6What is multimode fiber?

Q)7What is meant by acceptance angle for an optical fiber?

Q)8Define the relative refractive index difference for an optical fiber and show how it may be

related to the numerical aperture of optical fiber

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 32

Page 33: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Subject:- Human Resource Management

ASSIGNMENT 1

Q1.What is the role and functions of Human Resource Management.

Q2. What is the Concept and Significance of HR.

Q3. Describe various HR functions.

Q4. Explain Global Environment

ASSIGNMENT 2

Q1. What is the need and Process for Human Resource Planning?

Q2. What are the Methods of Recruitment.

Q3. Describe recruitment and selection processes.

Q4. Explain retention of Employees.

Q5. Describe Sources of Recruitment

ASSIGNMENT 3

Q1. Describe Principles of Training.

Q2. What is Employee Development?

Q3. State Retraining and Redeployment methods.

Q4. Write the techniques of training employees and executives.

Q5. Explain performance appraisal systems.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 33

Page 34: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

ASSIGNMENT 4

Q1. Explain Job satisfaction and its Importance.

Q2. Explain Motivation & Factors affecting motivation.

Q3. What is Quality of work life?

Q4. Explain Job description and its Importance.

ASSIGNMENT 5

Q1. What are Industrial Relations & Factors influencing industrial relations.

Q2. What are the Role of Trade unions?

Q3. Explain Collective Bargaining.

Q4. Write the Worker’s participation in management.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 34

Page 35: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Subject:- Mobile Computing

ASSIGNMENT 1

Q1 What do you mean by Mobile Computing? Discuss the issues in it.

Q2 What do you understand by “Cellular Concept”.

Q3 Draw and explain the GSM system architecture.

Q4 Explain the different hand off strategies used in wireless communication.

Q5 Discuss the channel allocation in cellular system.

ASSIGNMENT 2

Q1 What is meant by Mobile IP? Discuss the goals and layers of mobile IP?

Q2 Describe tunneling and encapsulation in Mobile IP.

Q3 Briefly explains about indirect and snooping TCP.

Q4 Differentiate traditional TCP with mobile TCP.

Q5 What is DHCP? Explain its operation with a time line diagram.

ASSIGNMENT 3

Q1 Explain the layer management of IEEE 802.11 with suitable diagrams.

Q2 Draw the Bluetooth protocol stack and explain the core protocols.

Q3 What is meant by Mobile IP? Discuss the goals and layers of mobile IP.

Q4 Explain the components of WAP architecture and its application environment.

Q5 Write short notes on security features of WAP.

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 35

Page 36: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

ASSIGNMENT 4

Q1 What are the advantages of wireless LAN?

Q2 Draw the MAC layer frame format of IEEE 802.11.

Q3. Explain the architecture of Bluetooth.

Q4What are Ad-hoc networks? Mention their application type and unique features.

Q5 List the security issues in ad-hoc networks. Explain the types of Attacks.

ASSIGNMENT 5

Q1 Why Ad-hoc network is integrated with mobile IP?

Q2 Discuss the various properties of MANET.

Q3 Discuss the security issues in mobile ad-hoc networks.

Q4 With an example, explain the dynamic source routing protocol.

Q5 Explain the various routing strategies in mobile ad-hoc networks?

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 36

Page 37: · Web viewDesign 4-Bit magnitude comparator using logic gates.Multiplexer: Truth-table verification and realization of Half adder and Full adder using MUX. Demultiplexer: Truth-table

ASRA COLLEGE OF ENGINEERING & TECHNOLOGY

Subject:- Mobile Computing

TUTORIAL SHEET NO.-1

Q1 What is Mobile Computing and the applications?

Q2 Difference between Soft Handoff and Hard Handoff.

Q3 What is the function of VLR?

Q4 State the need for fast retransmission and Recovery.

Q5 What is meant by tunneling?

TUTORIAL SHEET NO.-2Q1 Define time – out freezing?

Q2 What do you mean by reverse tunneling?

Q3 Give the structure of a TCP header.

Q4Differentiate traditional TCP with mobile TCP.

Q5 What is the purpose of DHCP? In what way DHCP can be used for mobility?

TUTORIAL SHEET NO.-3Q1 Give the structure of a Bluetooth frame.What are the low power states of a blue tooth device?

Q2 Why does not TCP work well in ad hoc network?

Q3 Mention the role of session protocol in WAP.

Q4 Why ad hoc networks are needed?

Q5 How does energy aware routing work?

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING Page 37