VHDL Refresher

73
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VHDL Refresher Lecture 2

description

VHDL Refresher. Lecture 2. R eading. Required. P. Chu, FPGA Prototyping by VHDL Examples Chapter 1, Gate-level combinational circuit. Recommended. S. Brown and Z. Vranesic , Fundamentals of Digital Logic with VHDL Design Chapter 2.10, Introduction to VHDL. Recommended reading. - PowerPoint PPT Presentation

Transcript of VHDL Refresher

Page 1: VHDL Refresher

George Mason UniversityECE 448 – FPGA and ASIC Design with VHDL

VHDL Refresher

Lecture 2

Page 2: VHDL Refresher

2ECE 448 – FPGA and ASIC Design with VHDL

Reading

• P. Chu, FPGA Prototyping by VHDL Examples

Chapter 1, Gate-level combinational circuit

• S. Brown and Z. Vranesic, Fundamentals of Digital Logic with VHDL Design

Chapter 2.10, Introduction to VHDL

Required

Recommended

Page 3: VHDL Refresher

3ECE 448 – FPGA and ASIC Design with VHDL

Recommended reading

• Wikipedia – The Free On-line Encyclopedia

VHDL - http://en.wikipedia.org/wiki/VHDL

Verilog - http://en.wikipedia.org/wiki/Verilog

Page 4: VHDL Refresher

4ECE 448 – FPGA and ASIC Design with VHDL

Brief History of VHDL

Page 5: VHDL Refresher

5ECE 448 – FPGA and ASIC Design with VHDL

VHDL

• VHDL is a language for describing digital hardware used by industry worldwide

• VHDL is an acronym for VHSIC (Very High

Speed Integrated Circuit) Hardware

Description Language

Page 6: VHDL Refresher

6ECE 448 – FPGA and ASIC Design with VHDL

Genesis of VHDL

• Multiple design entry methods and

hardware description languages in use• No or limited portability of designs

between CAD tools from different vendors• Objective: shortening the time from a

design concept to implementation from

18 months to 6 months

State of art circa 1980

Page 7: VHDL Refresher

7ECE 448 – FPGA and ASIC Design with VHDL

A Brief History of VHDL

• July 1983: a DoD contract for the development of VHDL awarded to• Intermetrics• IBM• Texas Instruments

• August 1985: VHDL Version 7.2 released• December 1987:

VHDL became IEEE Standard 1076-1987 and in 1988 an ANSI standard

Page 8: VHDL Refresher

8

Subsequent versions of VHDL

• IEEE-1076 1987• IEEE-1076 1993 ← most commonly supported by CAD tools• IEEE-1076 2000 (minor changes)• IEEE-1076 2002 (minor changes)• IEEE-1076 2008

Page 9: VHDL Refresher

9ECE 448 – FPGA and ASIC Design with VHDL

Verilog

Page 10: VHDL Refresher

10ECE 448 – FPGA and ASIC Design with VHDL

Verilog• Essentially identical in function to VHDL• Simpler and syntactically different

• C-like

• Gateway Design Automation Co., 1985• Gateway acquired by Cadence in 1990• IEEE Standard 1364-1995 (Verilog-95)• Early de facto standard for ASIC design• Two subsequent versions

• Verilog 2001 (major extensions) ← dominant version used in industry• Verilog 2005 (minor changes)

• Programming language interface to allow connection to non-Verilog code

Page 11: VHDL Refresher

11ECE 448 – FPGA and ASIC Design with VHDL

VHDL vs. Verilog

Government Developed

Commercially Developed

Ada based C based

Strongly Type Cast Mildly Type Cast

Case-insensitive Case-sensitive

Difficult to learn Easier to Learn

More Powerful Less Powerful

Page 12: VHDL Refresher

12

How to learn Verilog by yourself ?

Page 13: VHDL Refresher

13

How to learn Verilog by yourself ?

Page 14: VHDL Refresher

14ECE 448 – FPGA and ASIC Design with VHDL

Features of VHDL and Verilog

• Technology/vendor independent

• Portable

• Reusable

Page 15: VHDL Refresher

15ECE 448 – FPGA and ASIC Design with VHDL

VHDL Fundamentals

Page 16: VHDL Refresher

16ECE 448 – FPGA and ASIC Design with VHDL

Naming and Labeling (1)

• VHDL is case insensitiveExample:

Names or labels

databus

Databus

DataBus

DATABUS

are all equivalent

Page 17: VHDL Refresher

17ECE 448 – FPGA and ASIC Design with VHDL

Naming and Labeling (2)

General rules of thumb (according to VHDL-87)

1. All names should start with an alphabet character (a-z or A-Z)

2. Use only alphabet characters (a-z or A-Z) digits (0-9) and underscore (_)

3. Do not use any punctuation or reserved characters within a name (!, ?, ., &, +, -, etc.)

4. Do not use two or more consecutive underscore characters (__) within a name (e.g., Sel__A is invalid)

5. All names and labels in a given entity and architecture must be unique

Page 18: VHDL Refresher

18ECE 448 – FPGA and ASIC Design with VHDL

Valid or invalid?

7segment_display

A87372477424

Adder/Subtractor

/reset

And_or_gate

AND__OR__NOT

Kogge-Stone-Adder

Ripple&Carry_Adder

My adder

Page 19: VHDL Refresher

19ECE 448 – FPGA and ASIC Design with VHDL

Extended Identifiers

Allowed only in VHDL-93 and higher:

1. Enclosed in backslashes2. May contain spaces and consecutive underscores3. May contain punctuation and reserved characters within

a name (!, ?, ., &, +, -, etc.)4. VHDL keywords allowed5. Case sensitive

Examples: /rdy/ /My design/ /!a/ /RDY/ /my design/ /-a/

Page 20: VHDL Refresher

20ECE 448 – FPGA and ASIC Design with VHDL

Free Format

• VHDL is a “free format” language

No formatting conventions, such as spacing or indentation imposed by VHDL compilers. Space and carriage return treated the same way.Example:

if (a=b) then

orif (a=b) then

orif (a =

b) then

are all equivalent

Page 21: VHDL Refresher

21ECE 448 – FPGA and ASIC Design with VHDL

Readability standards & coding style

Adopt readability standards based on one of the the two main textbooks:

Chu or Brown/Vranesic

Use coding style recommended in

OpenCores Coding Guidelines

linked from the course web page

Strictly enforced by the lab instructors and myself.

Penalty points may be enforced for not following

these recommendations!!!

Page 22: VHDL Refresher

22ECE 448 – FPGA and ASIC Design with VHDL

Comments

• Comments in VHDL are indicated with a “double dash”, i.e., “--”

Comment indicator can be placed anywhere in the line

Any text that follows in the same line is treated as a comment Carriage return terminates a comment No method for commenting a block extending over

a couple of linesExamples:-- main subcircuitData_in <= Data_bus; -- reading data from the input FIFO

Page 23: VHDL Refresher

23ECE 448 – FPGA and ASIC Design with VHDL

Comments

• Explain Function of Module to Other Designers

• Explanatory, Not Just Restatement of Code

• Locate Close to Code Described• Put near executable code, not just in a header

Page 24: VHDL Refresher

24ECE 448 – FPGA and ASIC Design with VHDL

Design Entity

Page 25: VHDL Refresher

25ECE 448 – FPGA and ASIC Design with VHDL

Example: NAND Gate

a b z

0 0 1

0 1 1

1 0 1

1 1 0

a

bz

Page 26: VHDL Refresher

26ECE 448 – FPGA and ASIC Design with VHDL

Example VHDL Code• 3 sections to a piece of VHDL code• File extension for a VHDL file is .vhd• Name of the file should be the same as the entity name

(nand_gate.vhd) [OpenCores Coding Guidelines]

LIBRARY DECLARATION

ENTITY DECLARATION

ARCHITECTURE BODY

LIBRARY ieee;USE ieee.std_logic_1164.all;

ENTITY nand_gate ISPORT( a : IN STD_LOGIC;

b : IN STD_LOGIC; z : OUT STD_LOGIC);

END nand_gate;

ARCHITECTURE model OF nand_gate ISBEGIN

z <= a NAND b;END model;

Page 27: VHDL Refresher

27ECE 448 – FPGA and ASIC Design with VHDL

Design Entity - most basic building block of a design.

One entity can have many different architectures.

entity declaration

architecture 1

architecture 2

architecture 3

design entity

Design Entity

Page 28: VHDL Refresher

28ECE 448 – FPGA and ASIC Design with VHDL

ENTITY nand_gate ISPORT( a : IN STD_LOGIC;

b : IN STD_LOGIC; z : OUT STD_LOGIC

);END nand_gate;

Reserved words

Entity name Port names Port typeSemicolon

No Semicolon after last port

Port modes (data flow directions)

Entity Declaration

• Entity Declaration describes an interface of the component, i.e. input and output ports.

Page 29: VHDL Refresher

29ECE 448 – FPGA and ASIC Design with VHDL

ENTITY entity_name IS

PORT (

port_name : port_mode signal_type;

port_name : port_mode signal_type;

………….

port_name : port_mode signal_type);

END entity_name;

Entity declaration – simplified syntax

Page 30: VHDL Refresher

30ECE 448 – FPGA and ASIC Design with VHDL

a

EntityPort signal

Driver resides

outside the entity

Port Mode IN

Page 31: VHDL Refresher

31ECE 448 – FPGA and ASIC Design with VHDL

Entity

Port signal

Driver resides

inside the entity

Output cannot be read within the entity

z

c <= z

c

Port Mode OUT

Page 32: VHDL Refresher

32ECE 448 – FPGA and ASIC Design with VHDL

Port signal

Entity

Driver resides

inside the entity

Signal x can beread inside the entity

x

c

z

z <= x

c <= x

Port Mode OUT (with extra signal)

Page 33: VHDL Refresher

33ECE 448 – FPGA and ASIC Design with VHDL

Signal can beread inside the entity

EntityPort signal

Driver may reside

both inside and outside

of the entity

a

Port Mode INOUT

Page 34: VHDL Refresher

34

Port Modes - Summary

The Port Mode of the interface describes the direction in which data travels with respect to the component

• In: Data comes into this port and can only be read within the entity. It can appear only on the right side of a signal or variable assignment.

• Out: The value of an output port can only be updated within the entity. It cannot be read. It can only appear on the left side of a signal assignment.

• Inout: The value of a bi-directional port can be read and updated within the entity model. It can appear on both sides of a signal assignment.

Page 35: VHDL Refresher

35ECE 448 – FPGA and ASIC Design with VHDL

Architecture (Architecture body)

• Describes an implementation of a design entity

• Architecture example:

ARCHITECTURE dataflow OF nand_gate ISBEGIN

z <= a NAND b;END dataflow;

Page 36: VHDL Refresher

36ECE 448 – FPGA and ASIC Design with VHDL

Architecture – simplified syntax

ARCHITECTURE architecture_name OF entity_name IS

[ declarations ]

BEGIN

code

END architecture_name;

Page 37: VHDL Refresher

37ECE 448 – FPGA and ASIC Design with VHDL

Entity Declaration & Architecture

LIBRARY ieee;USE ieee.std_logic_1164.all;

ENTITY nand_gate ISPORT( a : IN STD_LOGIC;

b : IN STD_LOGIC; z : OUT STD_LOGIC);

END nand_gate;

ARCHITECTURE dataflow OF nand_gate ISBEGIN

z <= a NAND b;END dataflow;

nand_gate.vhd

Page 38: VHDL Refresher

38ECE 448 – FPGA and ASIC Design with VHDL

Tips & Hints

Place each entity in a different file.

The name of each file should be exactly the sameas the name of an entity it contains.

These rules are not enforced by all tools

but are worth following in order to increase

readability and portability of your designs

Page 39: VHDL Refresher

39ECE 448 – FPGA and ASIC Design with VHDL

Tips & Hints

Place the declaration of each port, signal, constant, and variable

in a separate line

These rules are not enforced by all tools

but are worth following in order to increase

readability and portability of your designs

Page 40: VHDL Refresher

40ECE 448 – FPGA and ASIC Design with VHDL

Libraries

Page 41: VHDL Refresher

41ECE 448 – FPGA and ASIC Design with VHDL

Library Declarations

Use all definitions from the package

std_logic_1164

LIBRARY ieee;USE ieee.std_logic_1164.all;

ENTITY nand_gate ISPORT( a : IN STD_LOGIC;

b : IN STD_LOGIC; z : OUT STD_LOGIC);

END nand_gate;

ARCHITECTURE dataflow OF nand_gate ISBEGIN

z <= a NAND b;END dataflow;

Library declaration

Page 42: VHDL Refresher

42ECE 448 – FPGA and ASIC Design with VHDL

Library declarations - syntax

LIBRARY library_name;

USE library_name.package_name.package_parts;

Page 43: VHDL Refresher

43ECE 448 – FPGA and ASIC Design with VHDL

Fundamental parts of a library

LIBRARY

PACKAGE 1 PACKAGE 2

TYPES

CONSTANTS

FUNCTIONS

PROCEDURES

COMPONENTS

TYPES

CONSTANTS

FUNCTIONS

PROCEDURES

COMPONENTS

Page 44: VHDL Refresher

44ECE 448 – FPGA and ASIC Design with VHDL

Libraries

• ieee

• std

• work

Need to be explicitly

declared

Visible by default

Specifies multi-level logic system,

including STD_LOGIC, and

STD_LOGIC_VECTOR data types

Specifies pre-defined data types

(BIT, BOOLEAN, INTEGER, REAL,

SIGNED, UNSIGNED, etc.), arithmetic

operations, basic type conversion

functions, basic text i/o functions, etc.

Holds current designs after compilation

Page 45: VHDL Refresher

45ECE 448 – FPGA and ASIC Design with VHDL

STD_LOGIC Demystified

Page 46: VHDL Refresher

46ECE 448 – FPGA and ASIC Design with VHDL

STD_LOGIC

What is STD_LOGIC you ask?

LIBRARY ieee;USE ieee.std_logic_1164.all;

ENTITY nand_gate ISPORT( a : IN STD_LOGIC;

b : IN STD_LOGIC; z : OUT STD_LOGIC);

END nand_gate;

ARCHITECTURE dataflow OF nand_gate ISBEGIN

z <= a NAND b;END dataflow;

Page 47: VHDL Refresher

47

BIT versus STD_LOGIC

• BIT type can only have a value of ‘0’ or ‘1’

• STD_LOGIC can have nine values• ’U’,’X’,‘0’,’1’,’Z’,’W’,’L’,’H’,’-’• Useful mainly for simulation• ‘0’,’1’, and ‘Z’ are synthesizable (your codes

should contain only these three values)

Page 48: VHDL Refresher

48

STD_LOGIC type demystified

Value Meaning

‘U’ Uninitialized

‘X’ Forcing (Strong driven) Unknown

‘0’ Forcing (Strong driven) 0

‘1’ Forcing (Strong driven) 1

‘Z’ High Impedance

‘W’ Weak (Weakly driven) Unknown

‘L’Weak (Weakly driven) 0.Models a pull down.

‘H’Weak (Weakly driven) 1. Models a pull up.

‘-’ Don't Care

Page 49: VHDL Refresher

49ECE 448 – FPGA and ASIC Design with VHDL

More on STD_LOGIC Meanings (1)

‘1’

‘0’

‘X’

Contention on the busX

Page 50: VHDL Refresher

50ECE 448 – FPGA and ASIC Design with VHDL

More on STD_LOGIC Meanings (2)

Page 51: VHDL Refresher

51ECE 448 – FPGA and ASIC Design with VHDL

VDD

‘H’

‘0’

‘1’

‘L’

More on STD_LOGIC Meanings (3)

VDD

Page 52: VHDL Refresher

52ECE 448 – FPGA and ASIC Design with VHDL

More on STD_LOGIC Meanings (4)

•Do not care.•Can be assigned to outputs for the case of invalid inputs (may produce significant improvement in resource utilization after synthesis).•Must be used with great caution. For example in VHDL, the direct comparison ‘1’ = ‘-’ gives FALSE.

The "std_match" functions defined in the numeric_std package must be used to make this value work as expected:Example: if (std_match(address, "-11---") then ... elsif (std_match(address, "-01---") then ... else ... end if;

‘-’

Page 53: VHDL Refresher

53

Resolving logic levels

U X 0 1 Z W L H -

U U U U U U U U U U

X U X X X X X X X X

0 U X 0 X 0 0 0 0 X

1 U X X 1 1 1 1 1 X

Z U X 0 1 Z W L H X

W U X 0 1 W W W W X

L U X 0 1 L W L W X

H U X 0 1 H W W H X- U X X X X X X X X

Page 54: VHDL Refresher

54ECE 448 – FPGA and ASIC Design with VHDL

STD_LOGIC Rules

• In ECE 448, use std_logic or std_logic_vector for all entity input or output ports• Do not use integer, unsigned, signed, bit for

ports• You can use them inside of architectures if

desired• You can use them in generics

• Instead use std_logic_vector and a conversion function inside of your architecture

[Consistent with OpenCores Coding Guidelines]

Page 55: VHDL Refresher

55ECE 448 – FPGA and ASIC Design with VHDL

Modeling Wires and Buses

Page 56: VHDL Refresher

56ECE 448 – FPGA and ASIC Design with VHDL

Signals

SIGNAL a : STD_LOGIC;

SIGNAL b : STD_LOGIC_VECTOR(7 DOWNTO 0);

wire

a

bus

b

1

8

Page 57: VHDL Refresher

57ECE 448 – FPGA and ASIC Design with VHDL

Standard Logic Vectors

SIGNAL a: STD_LOGIC;SIGNAL b: STD_LOGIC_VECTOR(3 DOWNTO 0);SIGNAL c: STD_LOGIC_VECTOR(3 DOWNTO 0);SIGNAL d: STD_LOGIC_VECTOR(15 DOWNTO 0);SIGNAL e: STD_LOGIC_VECTOR(8 DOWNTO 0); ……….a <= ‘1’;b <= ”0000”; -- Binary base assumed by defaultc <= B”0000”; -- Binary base explicitly specifiedd <= X”AF67”; -- Hexadecimal basee <= O”723”; -- Octal base

Page 58: VHDL Refresher

58ECE 448 – FPGA and ASIC Design with VHDL

Vectors and Concatenation

SIGNAL a: STD_LOGIC_VECTOR(3 DOWNTO 0);SIGNAL b: STD_LOGIC_VECTOR(3 DOWNTO 0);SIGNAL c, d, e: STD_LOGIC_VECTOR(7 DOWNTO 0);

a <= ”0000”; b <= ”1111”; c <= a & b; -- c = ”00001111”

d <= ‘0’ & ”0001111”; -- d <= ”00001111”

e <= ‘0’ & ‘0’ & ‘0’ & ‘0’ & ‘1’ & ‘1’ & ‘1’ & ‘1’; -- e <= ”00001111”

Page 59: VHDL Refresher

59ECE 448 – FPGA and ASIC Design with VHDL

Fixed Rotation in VHDL

A(3) A(2) A(1) A(0)

A(2) A(1) A(0) A(3)

A<<<1

SIGNAL A : STD_LOGIC_VECTOR(3 DOWNTO 0);

SIGNAL ArotL: STD_LOGIC_VECTOR(3 DOWNTO 0);

ArotL <=

Page 60: VHDL Refresher

60ECE 448 – FPGA and ASIC Design with VHDL

Fixed Shift in VHDL

A(3) A(2) A(1) A(0)

‘0’ A(3) A(2) A(1)

A>>1

SIGNAL A : STD_LOGIC_VECTOR(3 DOWNTO 0);

SIGNAL AshiftR: STD_LOGIC_VECTOR(3 DOWNTO 0);

AshiftR <=

Page 61: VHDL Refresher

61ECE 448 – FPGA and ASIC Design with VHDL

VHDL Design Styles

Page 62: VHDL Refresher

62ECE 448 – FPGA and ASIC Design with VHDL

Types of VHDL Description

Components andinterconnects

structural

VHDL Descriptions

dataflow

Concurrent statements

behavioral(sequential)

• Registers• State machines• Decoders

Sequential statements

Subset most suitable for synthesis

• Testbenches

Page 63: VHDL Refresher

63ECE 448 – FPGA and ASIC Design with VHDL

xor3 Example

Page 64: VHDL Refresher

64ECE 448 – FPGA and ASIC Design with VHDL

Entity xor3_gate

LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY xor3_gate IS

PORT(

A : IN STD_LOGIC;

B : IN STD_LOGIC;

C : IN STD_LOGIC;

Result : OUT STD_LOGIC

);

end xor3_gate;

Page 65: VHDL Refresher

65ECE 448 – FPGA and ASIC Design with VHDL

Dataflow Architecture (xor3_gate)

ARCHITECTURE dataflow OF xor3_gate ISSIGNAL U1_OUT: STD_LOGIC;BEGIN

U1_OUT <= A XOR B;Result <= U1_OUT XOR C;

END dataflow;

U1_OUT

Page 66: VHDL Refresher

66ECE 448 – FPGA and ASIC Design with VHDL

Dataflow Description • Describes how data moves through the system and the various

processing steps. • Dataflow uses series of concurrent statements to realize logic. • Dataflow is most useful style when series of Boolean equations

can represent a logic used to implement simple combinational logic

• Dataflow code also called “concurrent” code• Concurrent statements are evaluated at the same time; thus, the

order of these statements doesn’t matter• This is not true for sequential/behavioral statements

This order…

U1_out <= A XOR B;

Result <= U1_out XOR C;

Is the same as this order…

Result <= U1_out XOR C;

U1_out <= A XOR B;

Page 67: VHDL Refresher

67ECE 448 – FPGA and ASIC Design with VHDL

Structural Architecture in VHDL 87

ARCHITECTURE structural OF xor3_gate ISSIGNAL U1_OUT: STD_LOGIC;

COMPONENT xor2 PORT(

I1 : IN STD_LOGIC; I2 : IN STD_LOGIC; Y : OUT STD_LOGIC

);END COMPONENT;

BEGINU1: xor2 PORT MAP (I1 => A,

I2 => B, Y => U1_OUT);

U2: xor2 PORT MAP (I1 => U1_OUT,

I2 => C, Y => Result);

END structural;

A

B

C

Resultxor3_gate

I1

I2Y I1

I2Y

U1_OUT

PORT NAME

LOCAL WIRE NAME

Page 68: VHDL Refresher

68ECE 448 – FPGA and ASIC Design with VHDL

xor2

LIBRARY ieee;USE ieee.std_logic_1164.all;

ENTITY xor2 ISPORT( I1 : IN STD_LOGIC;

I2 : IN STD_LOGIC; Y : OUT STD_LOGIC);

END xor2;

ARCHITECTURE dataflow OF xor2 ISBEGIN

Y <= I1 xor I2;END dataflow;

xor2.vhd

Page 69: VHDL Refresher

69ECE 448 – FPGA and ASIC Design with VHDL

Structural Architecture in VHDL 93

A

B

C

Resultxor3_gate

I1

I2Y I1

I2Y

U1_OUT

PORT NAME

LOCAL WIRE NAME

ARCHITECTURE structural OF xor3_gate ISSIGNAL U1_OUT: STD_LOGIC;

BEGINU1: entity work.xor2(dataflow)

PORT MAP (I1 => A, I2 => B,

Y => U1_OUT);

U2: entity work.xor2(dataflow) PORT MAP (I1 => U1_OUT,

I2 => C, Y => Result);

END structural;

Page 70: VHDL Refresher

70ECE 448 – FPGA and ASIC Design with VHDL

Structural Description

• Structural design is the simplest to understand. This style is the closest to schematic capture and utilizes simple building blocks to compose logic functions.

• Components are interconnected in a hierarchical manner.

• Structural descriptions may connect simple gates or complex, abstract components.

• Structural style is useful when expressing a design that is naturally composed of sub-blocks.

Page 71: VHDL Refresher

71ECE 448 – FPGA and ASIC Design with VHDL

Behavioral Architecture (xor3 gate)

ARCHITECTURE behavioral OF xor3 ISBEGINxor3_behave: PROCESS (A, B, C)BEGIN

IF ((A XOR B XOR C) = '1') THENResult <= '1';

ELSEResult <= '0';

END IF;END PROCESS xor3_behave;END behavioral;

Page 72: VHDL Refresher

72ECE 448 – FPGA and ASIC Design with VHDL

Behavioral Description

• It accurately models what happens on the inputs and outputs of the black box (no matter what is inside and how it works).

• This style uses PROCESS statements in VHDL.

Page 73: VHDL Refresher

73ECE 448 – FPGA and ASIC Design with VHDL

?