Upgrade Cal. Trigger R&D

T. Gorski, et al., U. Wisconsin, November 08, 2011 Calorimeter Trigger Upgrade - 1

Upgrade Cal. Trigger R&DM. Bachtis, A. Belknap, M. Cepeda, S. Dasu, E. Friis, R. Fobes, T. Gorski, M. Grothe, P. Klabbers, I. Ojalvo,

I. Ross, W.H. SmithPhysics Department

K. Compton, A. Farmahini-Farahani, T. Gregerson, M. Schulte, D. Seemuth

ECE DepartmentU. Wisconsin – MadisonUpgrade Trigger Meeting

November 8, 2011


• AMC13 MMC:• Collaboration between Wisconsin and Boston

University• Wisconsin reference circuit on AMC13 Tongue 2 board• Wisconsin design for MMC software

• Version 1.2 Supports:• Monitoring of available voltage & temperature sensors

on T2 (+12V, +3.3V, ambient temperature)• Arbitration with Crate MCH for delivery of payload

+12V power• Successfully tested with both NAT and Vadatech MCHs

• Remote transfers from Linux PC to T2 Spartan 6 via custom IPMI commands and MMC SPI interface

BU/UWAMC13 MMC Integration


Wisconsin MMC on Boston University AMC13


Spartan-6 (TTC Processor ) on Tongue 2 Virtex-6 (DAQ Processor )

on Tongue 1


Vadatech UTC002 MCH(courtesy of Vadatech Corp.)

NAT MCH(need FW Version 2.10 for AMC13 support)

MMC Console Output @ startup with NAT-MCH

MMC console (COM port)



UW MMC Code

Special adapter cable for programming (UW lab)

JTAGIC3 Programmer(~$200 USD)

• Version 1.2 downloadable atwww.hep.wisc.edu/ecad/SLHC/MMC/

AMC13_MMC_v1p2_download

• AVR Studio 5 Project• IPMI Custom Command Spec• Sample Linux custom

command programs using ipmitool interface to NAT MCH

• Still to do:• Evaluate ipmitool interface to

Vadatech• Auto-detection of Spartan-6 SPI

configuration interface (v 1.3)


Microblaze Processor Demonstrator on AMC13 V6

Mod to add 2nd USB FT232R COM interface (S6 pass-through) for V6 Microblaze Console

Console I/O for DDR3 Memory Test

• Includes Microblaze, MPMC and GbE cores + clock, UART, etc.

• Usage for XC6VLX130T:• Slice Regs: 6%• Slice LUTs: 11%• Block RAM: 30%

(includes 128 KB as processor store)

• Next Steps:• GbE and TCP/IP

implementation (lwIP)• IPbus Server (UDP/TCP)


UW Calorimeter Trigger Processor (CTP) Prototype

MMC

Link ClockConditioning

CircuitrySDRAM

12-Channel Optical

Receiver

SecondaryPower

Supplies

Ports 8-11 (MCH2)

12-ChannelOptical

Transmitter

Front Panel SideBackplane Side

IPMI

TTC/DAQ to AMC13

12-Channel Optical

Receiver

12-Channel Optical

Receiver

12-Channel Optical

Receiver

FPGA Image Flash

(Parallel)

Up to 6.4 Gbps

Up to 6.4 Gbps

Up to 6.4 Gbps

Up to 9.6 Gbps

Ports 4-7 (MCH1)

Ports 12-15 (BP fabric)

Ports 17-20 (BP fabric)

GbE

LHC Clock

48 inputs × 12 outputs @ 6.4 Gbps

16 bidir. BP ports @ Up to 6.4 Gbps Up to 6.4 Gbps

Front EndFPGA

XC6VHX250T(-2 GTX links)

12x8 RegionProcessing

FPGA XC6VHX250T(-2 GTX links)

Output 2:1 Mux


UW CTP CAD Screen Shot• Current

Status: Updating connections to get favorable routes

• Mostly capacitors and power supplies!

• Have 16 XC6VHX250T FPGAs from Xilinx donation

• First boards at end of Q1 2012

12V Power Supplies

Front End

FPGAReg. Proc. FPGA

MMC

48X

TP R

X Li

nks

12X Tx Links


2 6

3

4

5 7

8 10

9 11

Point-to Point Backplane Connection

Legend:

24 to

wer

s in

φ

17-18

CTP

η = -5.00

Custom Backplane Fabric(VT892 Style Crate)

12-13

η = 0 η = 0 η = +5.00

CTP CTP CTP

CTPCTPCTPCTP

CIO-L

CIO-U

19-20

14-15

Px Py

14-1514-15 14-15 14-1514

-15

12-1

3

19-2

017

-18

19-2

0

17-1

8

14-1

512

-13

12-13 12-13 12-13 12-13

Φ On/off Crate Paths

Φ Intra-Crate

η

Concept: Define a passive fabric for the otherwise unused ports 12-15 and 17-20 of AMC slots 2-11 to support the Compact Calorimeter Trigger & other architectures

Compact Trigger Use Example


MicroTCA Backplane Custom Fabric Block Diagram

2

3

4

5

8

9

10

11

6

7

17 19

18 20

17 19

18 20

17 19

18 20

17 19

18 20

17 19

18 20

17 19

18 20

12

14

13

15

12

14

13

15

12

14

13

15

12

14

13

15

14 15 1414

15 15 1514

12 12 12 1213 13 13 13

1213

14

15 17

18

2019

12

13

1415 17

18

20

19

1 12

17

18

17 20

17 18

19

18

17 18

19

20

1920


Compact Trigger HardwareCrosspoint I/O (CIO)

MMCSecondary

PowerSupplies

Front Panel SideBackplane Side

IPMI

QSFP+ 4 ch Transceiver Up to 6.4 Gbps

16 bidir. BP ports @ Up to 6.4 Gbps

16× Bidirectional @ Up To 6.4 Gbps

Ports 8-11 Tx (MCH2)

Ports 4-7 Tx (MCH1)

Ports 12-15 Tx

Ports 4-8 Rx (MCH1)

Ports 8-11 Rx (MCH2)

Ports 12-15 Rx

2:1 Mux

2:1 Mux

Up to 6.4 Gbps

Up to 6.4 Gbps

Up to 6.4 Gbps

Fan-out

QSFP+ 4 ch Transceiver

QSFP+ 4 ch Transceiver

QSFP+ 4 ch Transceiver Ports 17-20 (BP fabric)


• 88 differential pairs added to unconnected ports of VT892-type backplane

• Slots 2-5, 8-11 have geographically consistent port assignments• 12-15 are “left/right”, 2 connections per direction• 17-20 are “up/down”, 2 connections per direction

• Slots 1/12 6-7 are hubs for inter-crate connections and have horizonal or vertical port symmetry

• Crates can be chained left/right or up/down with optical connections (e.g., CIO card)

• All slots also have dual star connections to MCH slots on ports 4-7 (MCH1) and 8-11 (MCH2)

• Slots allocated to minimize physical distances between endpoints• Plan: Commission Vadatech to add fabric to VT892-type backplane

• Issue PO in 2011• Estimate delivery in Q2 of 2012• Vadatech will issue new part number, backplane will be compatible with

existing VT892 applications

MicroTCA Backplane Custom Passive Fabric

Upgrade Cal. Trigger R&D

Documents

Transcript of Upgrade Cal. Trigger R&D