Multi-Level Gate Networks NAND and NOR Gates Digital Technology: ENEL211.
Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.
-
Upload
linette-gallagher -
Category
Documents
-
view
223 -
download
2
Transcript of Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.
![Page 1: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/1.jpg)
Universal Gate – NAND
© 2014 Project Lead The Way, Inc.Digital Electronics
![Page 2: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/2.jpg)
Universal Gate – NAND
This presentation will demonstrate• The basic function of the NAND gate.
• How a NAND gate can be used to replace an AND gate, an OR gate, or an INVERTER gate.
• How a logic circuit implemented with AOI logic gates can be re-implemented using only NAND gates.
• That using a single gate type, in this case NAND, will reduce the number of integrated circuits (IC) required to implement a logic circuit.
2
AOI Logic NAND Logic
More ICs = More $$ Less ICs = Less $$
![Page 3: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/3.jpg)
NAND Gate
3
X Y Z
0 0 1
0 1 1
1 0 1
1 1 0
X
YY X YXZ
![Page 4: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/4.jpg)
NAND Gate as an Inverter Gate
4
X Z
0 1
1 0
X XZ
XXX (Before Bubble)
Equivalent to Inverter
![Page 5: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/5.jpg)
NAND Gate as an AND Gate
5
X Y Z
0 0 0
0 1 0
1 0 0
1 1 1
X
Y YX YXZ
YX
NAND Gate Inverter
Equivalent to AND Gate
![Page 6: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/6.jpg)
NAND Gate as an OR Gate
6
X Y Z
0 0 0
0 1 1
1 0 1
1 1 1
Equivalent to OR Gate
X
Y
YXY X Y XZ
X
NAND GateInverters
Y
![Page 7: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/7.jpg)
NAND Gate Equivalent to AOI Gates
7
INVERTERORAND
![Page 8: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/8.jpg)
Process for NAND Implementation
1. If starting from a logic expression, implement the design with AOI logic.
2. In the AOI implementation, identify and replace every AND,OR, and INVERTER gate with its NAND equivalent.
3. Redraw the circuit.
4. Identify and eliminate any double inversions (i.e., back-to-back inverters).
5. Redraw the final circuit.
8
![Page 9: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/9.jpg)
NAND Implementation
9
Example:
Design a NAND Logic Circuit that is equivalent to the AOI circuit shown below.
CA C B
![Page 10: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/10.jpg)
NAND Implementation
10
Solution – Step 2
Identify and replace every AND,OR, and INVERTER gate with its NAND equivalent.
![Page 11: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/11.jpg)
NAND Implementation
11
Redraw the circuit.
Solution – Step 3
![Page 12: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/12.jpg)
NAND Implementation
12
Identify and eliminate any double inversions.
Solution – Step 4
![Page 13: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/13.jpg)
NAND Implementation
13
Solution – Step 5
Redraw the circuit.
![Page 14: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/14.jpg)
Proof of Equivalence
14
C C B
C AC A C BZ
C AC BZ
CA C B
![Page 15: Universal Gate – NAND © 2014 Project Lead The Way, Inc.Digital Electronics.](https://reader036.fdocuments.in/reader036/viewer/2022062308/56649f465503460f94c68971/html5/thumbnails/15.jpg)
AOI vs. NAND
15
IC Type Gates Gate / IC # ICs
74LS04 1 6 1
74LS08 2 4 1
74LS32 1 4 1
Total Number of ICs → 3
IC Type Gates Gate / IC # ICs
74LS00 4 4 1
Total Number of ICs → 1